{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:16:55Z","timestamp":1725484615811},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540410683"},{"type":"electronic","value":"9783540453734"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-45373-3_28","type":"book-chapter","created":{"date-parts":[[2007,5,28]],"date-time":"2007-05-28T01:29:50Z","timestamp":1180315790000},"page":"265-275","source":"Crossref","is-referenced-by-count":5,"title":["Modeling of Power Consumption of Adiabatic Gates versus Fan in and Comparison with Conventional Gates"],"prefix":"10.1007","author":[{"given":"M.","family":"Alioto","sequence":"first","affiliation":[]},{"given":"G.","family":"Palumbo","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,9,28]]},"reference":[{"key":"28_CR1","doi-asserted-by":"crossref","unstructured":"A. Matsuzawa, \u201cLow-Voltage And Low-Power Circuit Design For Mixed Analog\/Digital Systems In Portable Equipment,\u201d IEEE Jour. of Solid-State Circuits, no. 4, pp. 470\u2013486, April 1994.","DOI":"10.1109\/4.280697"},{"key":"28_CR2","doi-asserted-by":"publisher","first-page":"398","DOI":"10.1109\/92.335009","volume":"2","author":"W. Athas","year":"1994","unstructured":"W. Athas, L. Svensson, J. Koller, N. Tzartzanis, E. Ying-Chin Chou, \u201cLow-Power Digital Systems Based on Adiabatic-Switching Principles,\u201d IEEE Trans. on VLSI, Vol. 2, N. 4, pp. 398\u2013407, December 1994.","journal-title":"IEEE Trans. on VLSI"},{"key":"28_CR3","doi-asserted-by":"crossref","unstructured":"L. Svensson, \u201cAdiabatic Switching,\u201d in Low Power Digital CMOS Design, A. Chandrakasan, R. Brodersen, Kluwer Academic Publisher, 1995.","DOI":"10.1007\/978-1-4615-2325-3_6"},{"key":"28_CR4","doi-asserted-by":"crossref","unstructured":"W. Athas, \u201cEnergy-Recovery CMOS,\u201d in Low Power Digital Design Methodologies, J. Rabey, M. Pedram, Eds., Kluwer Academic Publisher, 1995.","DOI":"10.1007\/978-1-4615-2307-9_4"},{"issue":"10","key":"28_CR5","doi-asserted-by":"publisher","first-page":"842","DOI":"10.1109\/82.633443","volume":"44","author":"V. Oklobdzija","year":"1997","unstructured":"V. Oklobdzija, D. Maksimovic, F. Lin, \u201cPass-Transistor Adiabatic Logic Using Single Power-Clock Supply,\u201d IEEE Trans on CAS part II, Vol. 44, N. 10, pp. 842\u2013846, Oct. 1997.","journal-title":"IEEE Trans on CAS part II"},{"issue":"11","key":"28_CR6","doi-asserted-by":"publisher","first-page":"1693","DOI":"10.1109\/4.641689","volume":"32","author":"W. Athas","year":"1997","unstructured":"W. Athas, N. Tzartzanis, L. Svensson, L. Peterson, \u201cA Low-Power Microprocessor Based on Resonant Energy,\u201d IEEE Jour. of Solid-State Circ., Vol. 32, No. 11, pp. 1693\u20131701, Nov. 1997.","journal-title":"IEEE Jour. of Solid-State Circ."},{"key":"28_CR7","doi-asserted-by":"publisher","first-page":"71","DOI":"10.1023\/A:1008246827592","volume":"14","author":"M. Knapp","year":"1997","unstructured":"M. Knapp, P. Kindlmann, M. Papaefthymiou, \u201cDesign and Evaluation for Adiabatic Arithmetic Units,\u201d Analog Integrated Circuit and Signal Processing, Vol. 14, pp. 71\u201379, 1997.","journal-title":"Analog Integrated Circuit and Signal Processing"},{"key":"28_CR8","unstructured":"Chun-Keung Lo, P. Chan, \u201cDesign of Low Power Differential Logic Using Adiabatic Switching Technique,\u201d Proc. ISCAS\u201998, Monterey, June 1998."},{"key":"28_CR9","unstructured":"M. Alioto, G. Palumbo, \u201cAdiabatic Gates: A Critical Point of View,\u201d Proc. ECCTD\u201999, Stresa, August 1999."},{"key":"28_CR10","doi-asserted-by":"crossref","unstructured":"M. Alioto, G. Palumbo, \u201cEvaluation of power consumption in adiabatic circuits,\u201d Proc. ISCAS2000, Gen\u00e8ve, May 2000.","DOI":"10.1109\/ISCAS.2000.856407"},{"key":"28_CR11","unstructured":"J. Rabaey, Digital Integrated Circuits (A Design Perspective), Prentice Hall, 1996."},{"key":"28_CR12","series-title":"VLSI Memo","volume-title":"Improved signal delay bounds for RC tree networks","author":"D. Standley","year":"1986","unstructured":"D. Standley and J. L. Wyatt, Jr. \u201cImproved signal delay bounds for RC tree networks,\u201d VLSI Memo, no. 86-317, Massachusetts Institute of Technology, Cambridge, Massachusetts, May 1986."}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit Design"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45373-3_28","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,28]],"date-time":"2019-04-28T07:14:36Z","timestamp":1556435676000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45373-3_28"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540410683","9783540453734"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/3-540-45373-3_28","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}