{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,17]],"date-time":"2025-01-17T05:21:04Z","timestamp":1737091264338,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540410683"},{"type":"electronic","value":"9783540453734"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-45373-3_3","type":"book-chapter","created":{"date-parts":[[2007,5,28]],"date-time":"2007-05-28T05:29:50Z","timestamp":1180330190000},"page":"14-23","source":"Crossref","is-referenced-by-count":0,"title":["Power Models for Semi-autonomous RTL Macros"],"prefix":"10.1007","author":[{"given":"Alessandro","family":"Bogliolo","sequence":"first","affiliation":[]},{"given":"Enrico","family":"Macii","sequence":"additional","affiliation":[]},{"given":"Virgil","family":"Mihailovici","sequence":"additional","affiliation":[]},{"given":"Massimo","family":"Poncino","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,9,28]]},"reference":[{"key":"3_CR1","doi-asserted-by":"crossref","unstructured":"P. Landman, \u201cHigh-Level Power Estimation\u201d, ISLPED-96, pp. 29\u201335, Monterey, CA, August 1996.","DOI":"10.1109\/LPE.1996.542726"},{"key":"3_CR2","doi-asserted-by":"crossref","unstructured":"E. Macii, M. Pedram, F. Somenzi, \u201cHigh-Level Power Modeling, Estimation, and Optimization\u201d, IEEE Transactions on CAD, pp. 1061\u20131079, Nov. 1998.","DOI":"10.1109\/43.736181"},{"key":"3_CR3","unstructured":"S. Powell, P. Chau, \u201cEstimating Power Dissipation in VLSI Signal Processing Chips: The PFA Technique\u201d, VLSISignal Processing IV, pp. 250\u2013259, 1990."},{"issue":"6","key":"3_CR4","first-page":"571","volume":"15","author":"P. E. Landman","year":"1995","unstructured":"P. E. Landman, J. Rabaey, \u201cActivity-Sensitive Architectural Power Analysis\u201d, IEEE Transactions on VLSI Systems, Vol. 15, no. 6, pp. 571\u2013587, 1995.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"3_CR5","doi-asserted-by":"crossref","unstructured":"G. Jochens, L. Kruse, E. Schmidt, W. Nebel, \u201cA NewP arameterizable Power Macro-Model for Datapath Components\u201d, DATE\u201999, Munchen, Germany, pp. 29\u201336, Mar. 1999.","DOI":"10.1145\/307418.307434"},{"key":"3_CR6","doi-asserted-by":"crossref","unstructured":"A. Bogliolo, R. Corgnati, E. Macii, M. Poncino, \u201cParameterized RTL Power Models for Combinational Soft Macros\u201d, ICCAD\u201999, S. Jose, CA, pp. 284\u2013287, Nov. 1999.","DOI":"10.1109\/ICCAD.1999.810663"},{"key":"3_CR7","doi-asserted-by":"crossref","unstructured":"S. Gupta and F. Najm, \u201cPower Macromodeling for High Level Power Estimation\u201d, DAC-37, Anaheim, CA, pp. 365\u2013370, Jun. 1997.","DOI":"10.1145\/266021.266171"},{"key":"3_CR8","doi-asserted-by":"crossref","unstructured":"S. Gupta, F. Najm, \u201cAnalytical Model for High Level Power Modeling of Combinational and Sequential Circuits\u201d, IEEE Alessandro Volta Memorial Workshop on Low Power Design, pp. 164\u2013172, Como, Italy, Mar. 1999.","DOI":"10.1109\/LPD.1999.750417"},{"key":"3_CR9","doi-asserted-by":"crossref","unstructured":"M. Barocci, A. Bogliolo, L. Benini, B. Ricc\u00f2 and G. De Micheli, \u201cLookup Table Power Macro-Models for Behavioral Library Components\u201d, IEEE Alessandro Volta Memorial Workshop on Low Power Design, pp. 173\u2013181, Como, Italy, Mar 1999.","DOI":"10.1109\/LPD.1999.750418"},{"key":"3_CR10","unstructured":"L. Benini, A. Bogliolo, M. Favalli, G. De Micheli, \u201cRegression Models for Behavioral Power Estimation\u201d, PATMOS\u201996, pp. 179\u2013187, Bologna, Italy, Sep. 1996"},{"key":"3_CR11","unstructured":"R. Corgnati, E. Macii, M. Poncino, \u201cClustered Table-Based Macromodels for RTL Power Estimation\u201d, GLS-VLSI\u201999: Lafayette, LA, Mar. 1998."},{"key":"3_CR12","doi-asserted-by":"crossref","unstructured":"L. Benini, A. Bogliolo, G. De Micheli, \u201cAdaptive Least Mean Square Behavioral Power Modeling\u201d, EDTC-97, pp. 404\u2013410, Paris, France, Mar 1997.","DOI":"10.1109\/EDTC.1997.582391"},{"key":"3_CR13","doi-asserted-by":"crossref","unstructured":"Z. Chen, K. Roy, T.-L. Chou, \u201cPower Sensitivities \u2014 A New Method to Estimate Power Dissipation Considering Uncertain Specification of Primary Inputs\u201d, ICCAD-97, pp. 40\u201344, San Jose, CA, Nov. 1997.","DOI":"10.1109\/ICCAD.1997.643276"},{"key":"3_CR14","unstructured":"F. Brglez, D. Bryan, K. Kozminski, \u201cCombinational Profiles of Sequential Benchmark Circuits\u201d, ISCAS\u201989, pp. 1929\u20131934, May 1989."},{"key":"3_CR15","doi-asserted-by":"crossref","unstructured":"A. Salz, M. Horowitz, \u201cIRSIM: An Incremental MOS Switch-Level Simulator\u201d DAC-26, pp. 173\u2013178, Las Vegas, NV, Jun. 1989.","DOI":"10.1145\/74382.74412"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit Design"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45373-3_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T18:35:10Z","timestamp":1737052510000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45373-3_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540410683","9783540453734"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/3-540-45373-3_3","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}