{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:08:57Z","timestamp":1725484137555},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540410683"},{"type":"electronic","value":"9783540453734"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-45373-3_31","type":"book-chapter","created":{"date-parts":[[2007,5,28]],"date-time":"2007-05-28T01:29:50Z","timestamp":1180315790000},"page":"295-305","source":"Crossref","is-referenced-by-count":1,"title":["An Application of Self-Timed Circuits to the Reduction of Switching Noise in Analog-Digital Circuits"],"prefix":"10.1007","author":[{"given":"Ra\u00fal","family":"Jim\u00e9nez","sequence":"first","affiliation":[]},{"given":"Antonio J.","family":"Acosta","sequence":"additional","affiliation":[]},{"given":"Eduardo J.","family":"Peral\u00edas","sequence":"additional","affiliation":[]},{"given":"Adoraci\u00f3n","family":"Rueda","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,9,28]]},"reference":[{"key":"31_CR1","doi-asserted-by":"crossref","unstructured":"Allstot, D. J., Chee, S-H. and Shrivastawa, M.: Folded source-coupled logic vs. CMOS static logic for low-noise mixed-signal ICs. IEEE Transactions on Circuits and Systems I, vol 40, pp 553\u2013563, Sept. 1993.","DOI":"10.1109\/81.244904"},{"key":"31_CR2","doi-asserted-by":"crossref","unstructured":"Ng, H-T. and Allstot, D. J.: CMOS Current Steering Logic for Low-Voltage Mixed-Signal Integrated Circuit. IEEE Trans. on VLSI Systems, Vol. 5, pp 301\u2013308, Sept. 1997.","DOI":"10.1109\/92.609873"},{"key":"31_CR3","unstructured":"Tsividis, Y.: Mixed Analog-Digital VLSI Design and Technology. McGraw-Hill, 1995."},{"key":"31_CR4","doi-asserted-by":"crossref","unstructured":"Albuquerque, E., Fernandes, J. and Silva, M.: NMOS current-balanced logic. Electronics Letters, vol 32, pp 997\u2013998, May 1996.","DOI":"10.1049\/el:19960680"},{"key":"31_CR5","unstructured":"Jim\u00e9nez, R., Acosta, A.J., Juan, J., Bellido, M.J. and Valencia, M.: Study and Analysis of Low-Voltage\/Low-Power CMOS Logic Families for Low Switching Noise. Proc. of 9th Int. Workshop Power and Timing Modeling, Optimization and Simulation (PATMOS\u201999), pp. 377\u2013386, Kos Island, October 1999."},{"key":"31_CR6","doi-asserted-by":"crossref","unstructured":"Gonzalez, J.L. and Rubio, A.: Low Switching Noise CMOS Circuit Design Strategy based on Regular Self-Timed Structures. Proc. Midwest Symposium on Circuits and Systems, pp. 176\u2013179, 1999.","DOI":"10.1109\/MWSCAS.1998.759463"},{"key":"31_CR7","doi-asserted-by":"crossref","unstructured":"Jim\u00e9nez, R., Acosta, A.J., Barriga, A., Bellido, M.J. and Valencia, M.: Efficient Self-Timed Circuits based on weak NMOS-Trees. Proc. of 5th IEEE Int. Conference on Electronics, Circuits and Systems (ICECS\u201998), pp. 179\u2013182, Vol. 3, Lisboa, September 1998.","DOI":"10.1109\/ICECS.1998.813962"},{"key":"31_CR8","doi-asserted-by":"crossref","unstructured":"Peralias, E, Rueda, A. and Huertas, J.L.: A DFT Technique for Analog-to-Digital Converters with Digital Correction. Proc. 15th IEEE VLSI Test Symposium (VTS\u201997), pp. 302\u2013307, 1997.","DOI":"10.1109\/VTEST.1997.600293"},{"key":"31_CR9","doi-asserted-by":"crossref","unstructured":"Peralias, E.J., Acosta, A.J., Rueda, A. and Huertas, J.L.: A VHDL-based Methodology for Design and Verification of Pipeline A\/D Converters. Proc. Design, Automation and Test in Europe (DATE\u201900), pp. 534\u2013538, March 2000.","DOI":"10.1145\/343647.343842"},{"issue":"2","key":"31_CR10","doi-asserted-by":"publisher","first-page":"22","DOI":"10.1109\/54.282442","volume":"11","author":"K.v. Berkel","year":"1994","unstructured":"Berkel, K.v., Burgess, R., Kessels, M., Schalij, F. and Peeters, A.: Asynchronous Circuits for Low Power: A DCC Error Corrector. IEEE Design and Test of Computers, Vol. 11, no. 2, pp. 22\u201332, Summer 1994.","journal-title":"IEEE Design and Test of Computers"},{"key":"31_CR11","unstructured":"Jim\u00e9nez, R.: Una aportaci\u00f3n al Dise\u00f1o de Circuitos Integrados CMOS Autotemporizados. PhD. Thesis, Universidad de Sevilla, Julio 2000 (in Spanish)."}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit Design"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45373-3_31","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,28]],"date-time":"2019-04-28T07:14:49Z","timestamp":1556435689000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45373-3_31"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540410683","9783540453734"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/3-540-45373-3_31","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}