{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,18]],"date-time":"2025-05-18T05:22:11Z","timestamp":1747545731034},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540410683"},{"type":"electronic","value":"9783540453734"}],"license":[{"start":{"date-parts":[[2000,1,1]],"date-time":"2000-01-01T00:00:00Z","timestamp":946684800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-45373-3_33","type":"book-chapter","created":{"date-parts":[[2007,5,28]],"date-time":"2007-05-28T01:29:50Z","timestamp":1180315790000},"page":"316-326","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["Influence of Clocking Strategies on the Design of Low Switching-Noise Digital and Mixed-Signal VLSI Circuits"],"prefix":"10.1007","author":[{"given":"A.J.","family":"Acosta","sequence":"first","affiliation":[]},{"given":"R.","family":"Jim\u00e9nez","sequence":"additional","affiliation":[]},{"given":"J.","family":"Juan","sequence":"additional","affiliation":[]},{"given":"M.J.","family":"Bellido","sequence":"additional","affiliation":[]},{"given":"M.","family":"Valencia","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,9,28]]},"reference":[{"key":"33_CR1","doi-asserted-by":"crossref","unstructured":"D.J. Allstot et al., \u201cFolded Source-Coupled Logic vs. CMOS Static Logic for Low-Noise Mixed-Signal ICs\u201d, IEEE Trans. Circuits and Systems I, Vol. 40, pp. 553\u2013563, Sept. 1993.","DOI":"10.1109\/81.244904"},{"key":"33_CR2","unstructured":"Y. Tsividis, \u201cMixed Analog-Digital VLSI Design and Technology\u201d. McGraw-Hill, 1995."},{"key":"33_CR3","doi-asserted-by":"crossref","unstructured":"H-T. Ng and D.J. Allstot, \u201cCMOS Current Steering Logic for Low-Voltage Mixed-Signal Integrated Circuit\u201d, IEEE Trans. VLSI Systems, Vol. 5, pp. 301\u2013308, Sept. 1997.","DOI":"10.1109\/92.609873"},{"key":"33_CR4","doi-asserted-by":"crossref","unstructured":"E. Albuquerque et al., \u201cNMOS Current-Balanced Logic\u201d, Electronics Letters, Vol. 32, pp. 997\u2013998, May 1996.","DOI":"10.1049\/el:19960680"},{"key":"33_CR5","unstructured":"R. Jim\u00e9nez et al., \u201cStudy and Analysis of Low-Voltage\/Low-Power CMOS Logic Families for Low Switching Noise\u201d, 9th Internat. Workshop on Power and Timing Modeling, Optimization and Simulation PATMOS\u201999, Kos Island, Greece, Oct. 1999."},{"key":"33_CR6","doi-asserted-by":"crossref","unstructured":"P. Larsson and C. Svensson, \u201cNoise in Digital Dynamic CMOS Circuits\u201d, IEEE Journal of Solid-State Circuits, Vol. 29, pp. 655\u2013662, June 1994.","DOI":"10.1109\/4.293110"},{"key":"33_CR7","doi-asserted-by":"crossref","unstructured":"S.R. Vemuru, \u201cEffects of Simultaneous Switching Noise on the Tapered Buffer Design\u201d, IEEE Trans. VLSI Systems, Vol. 5, pp. 290\u2013300, Sept. 1997.","DOI":"10.1109\/92.609872"},{"key":"33_CR8","first-page":"210","volume":"VI","author":"S.W. Song","year":"1999","unstructured":"S.W. Song et al., \u201cAccurate Modeling of Simultaneous Switching Noise in Low Voltage Digital VLSI\u201d, Proc. ISCAS\u201999, Vol VI, pp. 210\u2013213. 1999.","journal-title":"Accurate Modeling of Simultaneous Switching Noise in Low Voltage Digital VLSI"},{"key":"33_CR9","unstructured":"C.L. Seitz, \u201cSystem Timing\u201d, in Introduction to VLSI Systems, Cap. 7, Mead and Conway, editors. Addison-Wesley, 1980."},{"key":"33_CR10","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1109\/4.16303","volume":"24","author":"J. Yuan","year":"1989","unstructured":"Yuan, J. and Svensson, C., \u201cHigh-Speed CMOS Circuits Technique\u201d, IEEE Journal of Solid State Circuits, vol. 24, pp. 62\u201370, 1989.","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"33_CR11","unstructured":"Jim\u00e9nez, R.: Una aportaci\u00f3n al Dise\u00f1o de Circuitos Integrados CMOS Autotemporizados. PhD. Thesis, Universidad de Sevilla, Julio 2000 (in Spanish)."}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit Design"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45373-3_33","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T09:41:48Z","timestamp":1558258908000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45373-3_33"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540410683","9783540453734"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/3-540-45373-3_33","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]},"assertion":[{"value":"28 September 2001","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}