{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T09:02:07Z","timestamp":1742634127801,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540410683"},{"type":"electronic","value":"9783540453734"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-45373-3_6","type":"book-chapter","created":{"date-parts":[[2007,5,28]],"date-time":"2007-05-28T05:29:50Z","timestamp":1180330190000},"page":"47-55","source":"Crossref","is-referenced-by-count":1,"title":["Reducing Power Consumption through Dynamic Frequency Scaling for a Class of Digital Receivers"],"prefix":"10.1007","author":[{"given":"N.D.","family":"Zervas","sequence":"first","affiliation":[]},{"given":"S.","family":"Theoharis","sequence":"additional","affiliation":[]},{"given":"A.P.","family":"Kakaroudas","sequence":"additional","affiliation":[]},{"given":"D.","family":"Soudris","sequence":"additional","affiliation":[]},{"given":"G.","family":"Theodoridis","sequence":"additional","affiliation":[]},{"given":"C.E.","family":"Goutis","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,9,28]]},"reference":[{"key":"6_CR1","doi-asserted-by":"crossref","unstructured":"J. M. Rabaey and M. Pedram, Low Power Design Methodologies, Kluwer Academic Publishers, 1995.","DOI":"10.1007\/978-1-4615-2307-9"},{"key":"6_CR2","doi-asserted-by":"crossref","unstructured":"L. Benini, G. De Micheli, DYNAMIC POWER MANAGEMENT: Design Techniques andCAD tools, Kluwer Academic Publishers, 1998.","DOI":"10.1007\/978-1-4615-5455-4"},{"issue":"4","key":"6_CR3","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1109\/54.329451","volume":"11","author":"L. Benini","year":"1994","unstructured":"L. Benini, P. Siegel, G. De Micheli, \u201cAutomatic Synthesis of Gated Clocks for Power Reduction in Sequential Circuits\u201d, IEEE Design & Test of Computers, vol. 11, no. 4, pp. 32\u201340, 1994.","journal-title":"IEEE Design & Test of Computers"},{"issue":"6","key":"6_CR4","doi-asserted-by":"crossref","first-page":"630","DOI":"10.1109\/43.503933","volume":"15","author":"L. Benini","year":"1996","unstructured":"L. Benini, G. De Micheli, \u201cTransformation and Synthesis of FSMs for Low Power Gated Clock Implementation\u201d, IEEE Transaction on CAD, vol. 15, no. 6, pp. 630\u2013643, 1996.","journal-title":"IEEE Transaction on CAD"},{"issue":"4","key":"6_CR5","doi-asserted-by":"publisher","first-page":"426","DOI":"10.1109\/92.335011","volume":"2","author":"M. Aldina","year":"1994","unstructured":"M. Aldina, J. Monteiro, S. Devadas, A. Ghosh, M. Papaefthymiou, \u201cPrecomputation-Based Sequential Logic Optimization for Low Power\u201d, IEEE Tran. on VLSI Systems, vol. 2, no. 4, pp. 426\u2013436, 1994.","journal-title":"IEEE Tran. on VLSI Systems"},{"key":"6_CR6","doi-asserted-by":"crossref","unstructured":"V. Tiwari, S. Malik, P. Ashar, \u201cGuarded Evaluation: Pushing Power Management in Logic Synthesis\/Design\u201d, Int\u2019l Symposium on Low Power Design, pp. 221\u2013226, Dana-Point, CA, April 1995.","DOI":"10.1145\/224081.224120"},{"key":"6_CR7","unstructured":"K. Murota, K. Hirade, \u201cGMSK Modulation for Digital Mobile Radio Telephony\u201d, IEEE Transactions on Communications, Vol. Com 29, No 7, pp. 1044\u20131050, July, 1981."},{"key":"6_CR8","doi-asserted-by":"crossref","unstructured":"E. Metaxakis, A. Tzimas and G. Kalivas, \u201cA low complexity baseband receiver for direct conversion DECT-based portable communications\u201d, in Proc of IEEE Int\u2019l Conf. on Universal Personal Communications, pp. 45\u201349, Florence, Italy, 1998.","DOI":"10.1109\/ICUPC.1998.732804"},{"key":"6_CR9","unstructured":"J. D. Gibson, The communications handbook, CRC Press and IEEE Press, 1997."},{"key":"6_CR10","unstructured":"J. G. Proakis, Digital Communications, 3rd edition, McGraw-Hill, New York, NY 1995"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit Design"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45373-3_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T18:34:59Z","timestamp":1737052499000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45373-3_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540410683","9783540453734"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/3-540-45373-3_6","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}