{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:08:59Z","timestamp":1725484139496},"publisher-location":"Berlin, Heidelberg","reference-count":7,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540410683"},{"type":"electronic","value":"9783540453734"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-45373-3_8","type":"book-chapter","created":{"date-parts":[[2007,5,28]],"date-time":"2007-05-28T01:29:50Z","timestamp":1180315790000},"page":"66-75","source":"Crossref","is-referenced-by-count":10,"title":["Adaptive Bus Encoding Technique for Switching Activity Reduced Data Transfer over Wide System Buses"],"prefix":"10.1007","author":[{"given":"Claudia","family":"Kretzschmar","sequence":"first","affiliation":[]},{"given":"Robert","family":"Siegmund","sequence":"additional","affiliation":[]},{"given":"Dietmar","family":"M\u00fcller","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,9,28]]},"reference":[{"key":"8_CR1","doi-asserted-by":"crossref","unstructured":"Youngsoo Shin, Soo-Ik Chae,and Kiyoung Choi. Partial Bus-Invert Coding for Power Optimization of System Level Bus. In ISLPED,pages 127\u2013129,1998.","DOI":"10.1145\/280756.280829"},{"key":"8_CR2","doi-asserted-by":"crossref","unstructured":"Mircea R. Stan and Wayne P. Burleson. Bus-Invert Coding for Low-Power I\/O. In Transactions on VLSI Systems,volume 3, pages 49\u201358, March 1995.","DOI":"10.1109\/92.365453"},{"key":"8_CR3","doi-asserted-by":"crossref","unstructured":"L. Benini, G. De Micheli, E. Macii, D. Sciuto,and C. Silvano. Asymptotic Zero-Transition Activity Encoding for Address Busses in Low-Power Microprocessor-Based Systems. In Great Lakes VLSI Symposium,pages 77\u201382, Marc h 13-15 1997.","DOI":"10.1109\/GLSV.1997.580414"},{"key":"8_CR4","doi-asserted-by":"crossref","unstructured":"L. Benini, G. De Micheli, E. Macii, M. Poncino,and S. Quer. System-Level Power Optimization of Special Purpose Applications: The Beach Solution. In ISLPED, pages 24\u201329,1997.","DOI":"10.1145\/263272.263277"},{"key":"8_CR5","doi-asserted-by":"crossref","unstructured":"L. Benini, G. De Micheli, E. Macii, D. Sciuto,and C. Silvano. Address Bus Encoding Techniques for System-Level Power Optimization. In DATE,1998.","DOI":"10.1109\/DATE.1998.655959"},{"key":"8_CR6","doi-asserted-by":"crossref","unstructured":"L. Benini, A. Macii, E. Macii, M. Poncino,and R. Scarsi. Synthesis of Low-Overhead Interfaces for Power-Efficient Communication over Wide Buses. In DAC,1999.","DOI":"10.1145\/309847.309898"},{"key":"8_CR7","unstructured":"C. Kretzschmar, R. Siegmund,and D. Mueller. Theoretische Untersuchungen zur verlustleistungsminimierten Informationsuebertragung auf Bussen integrierter digitaler Systeme. Technical report, TU Chemnitz,Professur Schaltungs-und Systementwurf, 1999."}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit Design"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45373-3_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,28]],"date-time":"2019-04-28T07:14:53Z","timestamp":1556435693000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45373-3_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540410683","9783540453734"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/3-540-45373-3_8","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}