{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,22]],"date-time":"2025-01-22T14:10:27Z","timestamp":1737555027944,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540673538"},{"type":"electronic","value":"9783540455615"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-45561-2_20","type":"book-chapter","created":{"date-parts":[[2007,11,16]],"date-time":"2007-11-16T17:49:28Z","timestamp":1195235368000},"page":"205-214","source":"Crossref","is-referenced-by-count":1,"title":["Automatic Validation of Protocol Interfaces Described in VHDL"],"prefix":"10.1007","author":[{"given":"Fulvio","family":"Corno","sequence":"first","affiliation":[]},{"given":"Matteo","family":"Sonza Reorda","sequence":"additional","affiliation":[]},{"given":"Giovanni","family":"Squillero","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,2,11]]},"reference":[{"key":"20_CR1","doi-asserted-by":"publisher","first-page":"133","DOI":"10.1023\/A:1008317826940","volume":"14","author":"G. Al-Hayek","year":"1999","unstructured":"G. Al-Hayek, C. Robach: From Design Validation to Hardware Testing: A Unified Approach, JETTA: The Journal of Electronic Testing, Kluwer, No. 14, 1999, pp. 133\u2013140","journal-title":"JETTA: The Journal of Electronic Testing"},{"key":"20_CR2","unstructured":"A.V. Aho, R. Sethi, J.D. Ullman, Compilers, Principles, Techniques, and Tools, Addison-Wesley Publishing Company, 1986"},{"key":"20_CR3","volume-title":"Software Testing Techniques","author":"B. Beizer","year":"1990","unstructured":"B. Beizer, Software Testing Techniques (2 nd ed.), Van Nostrand Rheinold, New York, 1990","edition":"2nd ed."},{"key":"20_CR4","doi-asserted-by":"crossref","unstructured":"F. Corno, P. Prinetto, M. Sonza Reorda: Testability analysis and ATPG on behavioral RT-level VHDL, Proc. IEEE International Test Conference, 1997, pp. 753\u2013759","DOI":"10.1109\/TEST.1997.639688"},{"key":"20_CR5","doi-asserted-by":"crossref","unstructured":"F. Corno, M. Sonza Reorda, G. Squillero, VEGA: A Verification Tool Based on Genetic Algorithms, Intl. Conf. on Circuit Design, 1998, pp. 321\u2013326","DOI":"10.1109\/ICCD.1998.727069"},{"key":"20_CR6","unstructured":"F. Corno, M. Sonza Reorda, G. Squillero, Improved Test Pattern Generation on RT-level VHDL descriptions, ITSW\u201999: International Test Synthesis Workshop, 1999"},{"key":"20_CR7","unstructured":"F. Corno, M. Sonza Reorda, G. Squillero, Simulation-Based Sequential Equivalence Checking of RTL VHDL, ICECS\u201999: 6th IEEE Intl. Conf. on Electronics, Circuits and Systems, 1999"},{"key":"20_CR8","doi-asserted-by":"crossref","unstructured":"F. Corno, M. Sonza Reorda, G. Squillero, Approximate Equivalence Verification for Protocol Interface Implementation via Genetic Algorithms, Evolutionary Image Analysis, Signal Processing and Telecommunications First European Workshops, EvoIASP\u201999 and EuroEcTel\u201999, 1999, pp. 182\u2013192","DOI":"10.1007\/10704703_15"},{"key":"20_CR9","doi-asserted-by":"crossref","unstructured":"S. Devadas, A. Ghosh, K. Keutzer: An Observability-Based Code Coverage Metric for Functional Simulation, Proc. ICCAD\u201996","DOI":"10.1109\/ICCAD.1996.569832"},{"key":"20_CR10","doi-asserted-by":"crossref","unstructured":"F. Fallah, P. Ashar, S. Devadas: Simulation Vector Generation from HDL Descriptions for Observability-Enhanced Statement Coverage, Proc. 36th DAC, New Orleans, 1999, pp. 666\u2013671","DOI":"10.1145\/309847.310023"},{"key":"20_CR11","doi-asserted-by":"crossref","unstructured":"F. Fallah, S. Devadas, K. Keutzer: OCCOM: Efficient Computation of Observability-Based Code Coverage Metrics for Functional Verification, Proc. 35th DAC, 1998","DOI":"10.1145\/277044.277078"},{"key":"20_CR12","doi-asserted-by":"crossref","unstructured":"A. Ghosh, S. Devadas, A.R. Newton, Sequential Logic Testing and Verification, Kluwer, 1991","DOI":"10.1007\/978-1-4615-3646-8"},{"key":"20_CR13","doi-asserted-by":"crossref","unstructured":"S.-Y. Huang, K.-T. Cheng, Formal Equivalence Checking and Design Debugging, Kluwer, 1998","DOI":"10.1007\/978-1-4615-5693-0"},{"key":"20_CR14","unstructured":"http:\/\/www.itctestweek.org\/benchmarks.html"},{"key":"20_CR15","unstructured":"LVS System User\u2019s Manual, LEDA Languages for Design Automation, Meylan (F), April 1995"},{"key":"20_CR16","doi-asserted-by":"crossref","unstructured":"P.A. Thaker, V.D. Agrawal, M.E. Zaghloul: Validation Vector Grade (VVG): A New Coverage Metric for Validation and Test, VTS\u201999: IEEE VLSI Test Symposium, 1999, pp. 182\u2013188","DOI":"10.1109\/VTEST.1999.766663"}],"container-title":["Lecture Notes in Computer Science","Real-World Applications of Evolutionary Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45561-2_20","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,22]],"date-time":"2025-01-22T13:39:25Z","timestamp":1737553165000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45561-2_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540673538","9783540455615"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/3-540-45561-2_20","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}