{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,23]],"date-time":"2025-01-23T05:21:12Z","timestamp":1737609672402,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540674429"},{"type":"electronic","value":"9783540455912"}],"license":[{"start":{"date-parts":[[2000,1,1]],"date-time":"2000-01-01T00:00:00Z","timestamp":946684800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-45591-4_114","type":"book-chapter","created":{"date-parts":[[2007,11,14]],"date-time":"2007-11-14T05:18:03Z","timestamp":1195017483000},"page":"831-838","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A 90k gate \u201cCLB\u201d for Parallel Distributed Computing"],"prefix":"10.1007","author":[{"given":"Bruce","family":"Schulman","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gerald","family":"Pechanek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2000,5,25]]},"reference":[{"key":"114_CR1","doi-asserted-by":"crossref","unstructured":"O. T. Albaharna, P. Y. K. Cheung, and T. J. Clarke, \u201cArea & Time Limitations of FPGA-based Virtual Hardware,\u201d Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors, pp. 184\u2013189, Cambridge, Mass., October 10\u201312, 1994, IEEE Computer Society Press.","DOI":"10.1109\/ICCD.1994.331884"},{"key":"114_CR2","doi-asserted-by":"publisher","first-page":"92","DOI":"10.1117\/12.221328","volume":"2607","author":"M. J. Wirthlin","year":"1995","unstructured":"M. J. Wirthlin and B. L. Hutchings, \u201cDISC: The Dynamic Instruction Set computer,\u201d Proceedings of the SPIE, Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing, Vol. 2607, pp. 92\u2013102, 1995.","journal-title":"Proceedings of the SPIE, Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing"},{"key":"114_CR3","unstructured":"J. R. Hauser and J. Wawrzynek, \u201cGarp: A MIPS Processor with a Reconfigurable Coprocessor,\u201d Proceedings of IEEE Workshop on FPGAs for custom Computing Machines (FCCM), Napa, CA, April 1997."},{"key":"114_CR4","unstructured":"Marlene Wan, Hui Zhang, Varghese George, Martin Benes, Arthur Abnous, Vandana Prabhu, Jan Rabaey, \u201cDesign Methodology of a Low-Energy Reconfigurable Single-Chip DSP System\u201d, Journal of VLSI Signal Processing, 2000."},{"key":"114_CR5","unstructured":"Xilinx website: http:\/\/www.xilinx.com\/"},{"key":"114_CR6","unstructured":"Altera website: http:\/\/www.altera.com\/"},{"key":"114_CR7","unstructured":"Nelson, Brent, \u201cReconfigurable Computing,\u201d HPEC 98 proceedings, September 1998"},{"key":"114_CR8","doi-asserted-by":"crossref","unstructured":"G. G. Pechanek, S. Vassiliadis, and N. Pitsianis, \u201cManArray Interconnection Network: An Introduction,\u201d EuroPar\u201999, Toulouse, France, Aug. 31\u2013Sept. 3, 1999.","DOI":"10.1007\/3-540-48311-X_107"},{"key":"114_CR9","unstructured":"National Semiconductor NAPA 1000-DARPAITO Sponsored Research 1988. http:\/\/www.darpa.mil\/ito\/psum1998\/e257-0.html"},{"key":"114_CR10","doi-asserted-by":"crossref","unstructured":"N. P. Pitsianis and G. G. Pechanek, \u201cHigh-Performance FFT Implementation on the BOPS ManArray Parallel DSP,\u201d International Symposium on Optical Science, Engineering, and Instrumentation, Denver, Colorado, July 18\u201323, 1999.","DOI":"10.1117\/12.367633"},{"key":"114_CR11","unstructured":"G. G. Pechanek, B. Schulman, and C. Kurak, \u201cDesign of MPEG-2 Function with Embedded ManArray Cores,\u201d Proceedings DesignCon 2000 IP World Forum section, Jan. 31\u2013Feb. 3, 2000."}],"container-title":["Lecture Notes in Computer Science","Parallel and Distributed Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45591-4_114","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,22]],"date-time":"2025-01-22T09:24:07Z","timestamp":1737537847000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45591-4_114"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540674429","9783540455912"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/3-540-45591-4_114","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2000]]},"assertion":[{"value":"25 May 2000","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}