{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,22]],"date-time":"2025-01-22T09:49:38Z","timestamp":1737539378244,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540674429"},{"type":"electronic","value":"9783540455912"}],"license":[{"start":{"date-parts":[[2000,1,1]],"date-time":"2000-01-01T00:00:00Z","timestamp":946684800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-45591-4_123","type":"book-chapter","created":{"date-parts":[[2007,11,14]],"date-time":"2007-11-14T05:18:03Z","timestamp":1195017483000},"page":"890-897","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["ATLANTIS \u2014 A Hybrid FPGA\/RISC Based Re-configurable System"],"prefix":"10.1007","author":[{"given":"O.","family":"Brosch","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Hesser","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Hinkelbein","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Kornmesser","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Kuberka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Kugel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"M\u00e4nner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Singpiel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Vettermann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2000,5,25]]},"reference":[{"key":"123_CR1","unstructured":"Klefenz F., Zoz R., Noffz K.-H., M\u00e4nner R., \u201cThe ENABLE Machine-A Systolic Second Level Trigger Processor for Track Finding\u201d, Proc. Comp. in High Energy Physics, Annecy, France; CERN Rep. 92-07 (1992) 799\u2013802"},{"key":"123_CR2","unstructured":"DECPeRLe-1, an FPGA processor containing 16 Xilinx XC3090 FPGAs, http:\/\/pam.devinci.fr\/hardware.html#DECPeRLe-l"},{"key":"123_CR3","volume-title":"Splash-2 \u2014 FPGAs in a Custom Computing Machine","author":"D. Buell","year":"1996","unstructured":"D. Buell, J. Arnold, W. Kleinfelder, \u201cSplash-2 \u2014 FPGAs in a Custom Computing Machine\u201d, CS Press, Los Alamitos, CA, 1996"},{"key":"123_CR4","doi-asserted-by":"crossref","unstructured":"H. Hoegl et al., \u201cEnable++: A Second Generation FPGA Processor\u201d, Proc. IEEE Symposium on FPGAs for Custom Computing Machines, pp. 45\u201353, 1995","DOI":"10.1109\/FPGA.1995.477408"},{"key":"123_CR5","unstructured":"microEnable, a PCI based FPGA co-processor by Silicon Software GmbH, http:\/\/www.silicon-software.com\/"},{"key":"123_CR6","unstructured":"K. Kornmesser et al, \u201cSimulating FPGA-Coprocessors Using the FPGA Development System CHDL\u201d, Proc. PACT Workshop on Reconf. Comp., Paris (1998) pp. 78\u201382"},{"key":"123_CR7","doi-asserted-by":"crossref","unstructured":"J. Vuillemin et al., \u201cProgrammable Active Memories: Reconfigurable Systems Come of Age\u201d, Proc. of the 1996 IEEE Trans. On VLSI Systems","DOI":"10.1109\/92.486081"},{"key":"123_CR8","doi-asserted-by":"publisher","first-page":"19","DOI":"10.1093\/mnras\/282.1.19","volume":"282","author":"R. Spurzem","year":"1996","unstructured":"R. Spurzem, S.J. Aarseth, \u201cDirect Collisional Simulation of 10,000 Particles Past Core Collapse\u201d, Monthly Notices Royal Astron. Soc, Vol. 282, 1996, p. 19","journal-title":"Monthly Notices Royal Astron. Soc"},{"key":"123_CR9","unstructured":"V. D\u00f6rsing et al., \u201cDemonstrator Results Architecture \u2014 A\u201d, ATL-DAQ-98-084, CERN, 26 Mar 1998"},{"key":"123_CR10","first-page":"1262","volume-title":"Proc. IEEE Symp. on FPGAs for Custom Computing Machines","author":"A. Kugel","year":"1998","unstructured":"A. Kugel et al., \u201c50kHz Pattern Recognition on the Large FPGA Processor Enable++\u201d, Proc. IEEE Symp. on FPGAs for Custom Computing Machines, CS Press, Los Alamitos, CA, 1998, pp. 1262\u20133"},{"key":"123_CR11","doi-asserted-by":"crossref","unstructured":"J. Hesser, B. Vettermann, \u201cSolving the Hazard Problem for Algorithmically Optimized Real-Time Volume Rendering\u201d, Int. Workshop on Vol. Graph. 1999, Swansea, UK","DOI":"10.1007\/978-1-4471-0737-8_19"},{"key":"123_CR12","unstructured":"W. Ligon et al, \u201cA Re-evaluation of the Practicality of Floating-Point Operations on FPGAs\u201d, Proc. IEEE Symp. on FPGAs for Custom Computing Machines, 1998"},{"key":"123_CR13","doi-asserted-by":"crossref","unstructured":"H.-R. Kim et al, \u201cHardware Acceleration of N-Body Simulations for Galactic Dynamics\u201d, SPIE Conf. on FPGAs for Fast Board Develop. and Reconf. Comp. 1995, pp. 115\u2013126","DOI":"10.1117\/12.221330"},{"key":"123_CR14","doi-asserted-by":"publisher","first-page":"432","DOI":"10.1086\/303972","volume":"480","author":"J. Makino","year":"1997","unstructured":"J. Makino et al, \u201cGRAPE-4: A Massively Parallel Special-Purpose Computer for Collisional N-Body Simulations\u201d, Astrophysical Journal, Vol. 480, 1997, p. 432","journal-title":"Astrophysical Journal"},{"key":"123_CR15","unstructured":"T. Kuberka, Diploma Thesis, Universit\u00e4t Mannheim, Germany, 1999"},{"key":"123_CR16","unstructured":"C. Hinkelbein et al, \u201cLVL2 Full TRT Scan FEX Algorithm for B-Physics Performed on the FPGA Processor ATLANTIS\u201d, to be publ. as ATL-DAQ-Note, CERN"},{"key":"123_CR17","unstructured":"B. Vettermann et al, \u201cImplementation of Algorithmically Optimized Volume Rendering on FPGA Hardware\u201d, IEEE Visualization\u2019 99, San Francisco, CA (1999)"},{"key":"123_CR18","unstructured":"VolumePro, a PCI based volume rendering coprocessor by Mitsubishi Electronics America, Inc. RTVIZ, http:\/\/www.rtviz.com\/"}],"container-title":["Lecture Notes in Computer Science","Parallel and Distributed Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45591-4_123","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,22]],"date-time":"2025-01-22T09:22:02Z","timestamp":1737537722000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45591-4_123"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540674429","9783540455912"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/3-540-45591-4_123","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2000]]},"assertion":[{"value":"25 May 2000","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}