{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T00:04:17Z","timestamp":1725494657123},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540674429"},{"type":"electronic","value":"9783540455912"}],"license":[{"start":{"date-parts":[[2000,1,1]],"date-time":"2000-01-01T00:00:00Z","timestamp":946684800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-45591-4_125","type":"book-chapter","created":{"date-parts":[[2007,11,14]],"date-time":"2007-11-14T05:18:03Z","timestamp":1195017483000},"page":"906-915","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["Loop Pipelining and Optimization for Run Time Reconfiguration"],"prefix":"10.1007","author":[{"given":"Kiran","family":"Bondalapati","sequence":"first","affiliation":[]},{"given":"Viktor K.","family":"Prasanna","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2000,5,25]]},"reference":[{"key":"125_CR1","unstructured":"K. Bondalapati. Modeling and Mapping for Dynamically Reconfigurable Architectures. PhD thesis, University of Southern California. Under Preparation."},{"key":"125_CR2","doi-asserted-by":"crossref","unstructured":"K. Bondalapati, P. Diniz, P. Duncan, J. Granacki, M. Hall, R. Jain, and H. Ziegler. DEFACTO: A Design Environment for Adaptive Computing Technology. In Reconfigurable Architectures Workshop, RAW\u201999, April 1999.","DOI":"10.1007\/BFb0097941"},{"key":"125_CR3","doi-asserted-by":"crossref","unstructured":"K. Bondalapati and V.K. Prasanna. Mapping Loops onto Reconfigurable Architectures. In 8th International Workshop on Field-Programmable Logic and Applications, September 1998.","DOI":"10.1007\/BFb0055254"},{"key":"125_CR4","unstructured":"K. Bondalapati and V.K. Prasanna. Dynamic Precision Management for Loop Computations on Reconfigurable Architectures. In IEEE Symposium on FPGAs for Custom Computing Machines, April 1999."},{"key":"125_CR5","unstructured":"D. A. Buell, J. M. Arnold, and W. J. Kleinfelder. Splash 2: FPGAs in a Custom Computing Machine. IEEE Computer Society Press, 1996."},{"key":"125_CR6","doi-asserted-by":"crossref","unstructured":"S. Cadambi, J. Weener, S. C. Goldstein, H. Schmit, and D. E. Thomas. Managing Pipeline-Reconfigurable FPGAs. In Proceedings ACM\/SIGDA Sixth International Symposium on Field Programmable Gate Arrays, February 1998.","DOI":"10.1145\/275107.275120"},{"key":"125_CR7","doi-asserted-by":"crossref","unstructured":"D. Chang and M. Marek-Sadowska. Partitioning sequential circuits on dynamically reconfigurable fpgas. In IEEE Transactions on Computers, June 1999.","DOI":"10.1109\/12.773794"},{"key":"125_CR8","doi-asserted-by":"crossref","unstructured":"A. Dandalis, A. Mei, and V. K. Prasanna. Domain specific mapping for solving graph problems on reconfigurable devices. In Reconfigurable Architectures Workshop, April 1999.","DOI":"10.1007\/BFb0097950"},{"key":"125_CR9","unstructured":"MAARCII Homepage. \nhttp:\/\/maarcII.usc.edu\n\n."},{"key":"125_CR10","doi-asserted-by":"crossref","unstructured":"R. Kress, R.W. Hartenstein, and U. Nageldinger. An Operating System for Custom Computing Machines based on the Xputer Paradigm. In 7th International Workshop on Field-Programmable Logic and Applications, pages 304\u2013313, Sept 1997.","DOI":"10.1007\/3-540-63465-7_235"},{"key":"125_CR11","doi-asserted-by":"crossref","unstructured":"W. Luk, N. Shirazi, S.R. Guo, and P.Y.K. Cheung. Pipeline Morphing and Virtual Pipelines. In 7th International Workshop on Field-Programmable Logic and Applications, Sept 1997.","DOI":"10.1007\/3-540-63465-7_216"},{"key":"125_CR12","doi-asserted-by":"crossref","unstructured":"K. M. G. Purna and D. Bhatia. Temporal partitioning and scheduling data flow graphs for reconfigurable computers. In IEEE Transactions on Computers, June 1999.","DOI":"10.1109\/12.773795"},{"key":"125_CR13","doi-asserted-by":"crossref","unstructured":"R. P. Sidhu, A. Mei, and V. K. Prasanna. Genetic programming using self-reconfigurable fpgas. In International Workshop on Field Programmable Logic and Applications, September 1999.","DOI":"10.1007\/978-3-540-48302-1_31"},{"key":"125_CR14","doi-asserted-by":"crossref","unstructured":"R. Subramanian, N. Ramasubramanian, and S. Pande. Automatic analysis of loops to exploit operator parallelism on reconfigurable systems. In Languages and Compilers for Parallel Computing, August 1998.","DOI":"10.1007\/3-540-48319-5_20"},{"key":"125_CR15","unstructured":"M. Weinhardt. Compilation and pipeline synthesis for reconfigurable architectures. In Reconfigurable Architectures Workshop(RAW\u2019 97). ITpress Verlag, April 1997."},{"key":"125_CR16","unstructured":"M. Weinhardt and W. Luk. Pipeline vectorization for reconfigurable systems. In IEEE Symposium on Field-Programmable Custom Computing Machines(FCCM\u2019 99), April 1999."},{"key":"125_CR17","unstructured":"Xilinx Inc.(\nhttp:\/\/www.xilinx.com\n\n). Virtex Series FPGAs."}],"container-title":["Lecture Notes in Computer Science","Parallel and Distributed Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45591-4_125","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,6]],"date-time":"2020-04-06T05:12:27Z","timestamp":1586149947000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45591-4_125"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540674429","9783540455912"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/3-540-45591-4_125","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2000]]},"assertion":[{"value":"25 May 2000","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}