{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T00:04:45Z","timestamp":1725494685152},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540674429"},{"type":"electronic","value":"9783540455912"}],"license":[{"start":{"date-parts":[[2000,1,1]],"date-time":"2000-01-01T00:00:00Z","timestamp":946684800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-45591-4_127","type":"book-chapter","created":{"date-parts":[[2007,11,14]],"date-time":"2007-11-14T05:18:03Z","timestamp":1195017483000},"page":"924-931","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Behavioral Partitioning with Synthesis for Multi-FPGA Architectures under Interconnect, Area, and Latency Constraints"],"prefix":"10.1007","author":[{"given":"Preetham","family":"Lakshmikanthan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sriram","family":"Govindarajan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vinoo","family":"Srinivasan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ranga","family":"Vemuri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2000,5,25]]},"reference":[{"key":"127_CR1","doi-asserted-by":"publisher","first-page":"181","DOI":"10.1145\/290833.290841","volume":"3","author":"F. Vahid","year":"1998","unstructured":"F. Vahid. \u201cFunctional Partitioning improvements over Structural Partitioning for Packaging Constraints and Synthesis: Tool Performance\u201d. In ACM Transactions on Design Automation of Electronic Systems, volume 3, pages 181\u2013208, April 1998.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"127_CR2","unstructured":"S. Govindarajan, V. Srinivasan, P. Lakshmikanthan, and R. Vemuri. \u201cA Technique for Dynamic High-Level Exploration During Behavioral-Partitioning for Multi-Device Architectures\u201d. In Proc, of the 13th IEEE Intl. Conf. on VLSI Design, January 2000."},{"key":"127_CR3","doi-asserted-by":"crossref","unstructured":"F. Vahid and D. Gajski. \u201cIncremental Hardware Estimation During Hardware\/Software Functional Partitioning\u201d. In IEEE Transactions on VLSI Systems, volume 3, September 1995.","DOI":"10.1109\/92.407006"},{"key":"127_CR4","doi-asserted-by":"crossref","unstructured":"Charles J. Alpert and Andrew B. Kahng. \u201cRecent Directions in Netlist Partitioning\u201d. In Integration, the VLSI Journal, 1995.","DOI":"10.1016\/0167-9260(95)00008-4"},{"issue":"1","key":"127_CR5","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1109\/12.8730","volume":"38","author":"L. A. Sanchis","year":"1989","unstructured":"L. A. Sanchis. \u201cMultiple-way network partitioning\u201d. In IEEE Transactions on Computers, pages 62\u201381. 38(1), January 1989.","journal-title":"In IEEE Transactions on Computers"},{"key":"127_CR6","doi-asserted-by":"crossref","unstructured":"C. M. Fiduccia and R. M. Mattheyses. \u201cA Linear Time Heuristic for Improving Network partitions\u201d. In Proceedings of the 19th ACM\/IEEE DAC, pages 175\u2013181,1982.","DOI":"10.1109\/DAC.1982.1585498"},{"key":"127_CR7","doi-asserted-by":"crossref","unstructured":"I. Ouaiss, S. Govindarajan, V. Srinivasan, M. Kaul, and R. Vemuri. \u201cAn Integrated Partitioning and Synthesis System for Dynamically Reconfigurable Multi-FPGA Architectures\u201d. In Proc. of Reconfig. Arch. Workshop (RAW98), pages 31\u201336., March 1998.","DOI":"10.1007\/3-540-64359-1_669"},{"key":"127_CR8","unstructured":"Annapolis micro systems, inc. \nhttp:\/\/www.annapmicro.com\/amshhomep.html\n\n."},{"key":"127_CR9","doi-asserted-by":"crossref","unstructured":"V. Srinivasan, S. Radhakrishnan, R. Vemuri and J. Walrath. \u201cInterconnect Synthesis for Re-configurable Multi-FPGA Architectures\u201d. In Proc. of RAW99, pages 597\u2013605., April 1999.","DOI":"10.1007\/BFb0097943"}],"container-title":["Lecture Notes in Computer Science","Parallel and Distributed Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45591-4_127","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,6]],"date-time":"2020-04-06T05:12:45Z","timestamp":1586149965000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45591-4_127"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540674429","9783540455912"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/3-540-45591-4_127","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2000]]},"assertion":[{"value":"25 May 2000","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}