{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T07:46:44Z","timestamp":1759132004365},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540674429"},{"type":"electronic","value":"9783540455912"}],"license":[{"start":{"date-parts":[[2000,1,1]],"date-time":"2000-01-01T00:00:00Z","timestamp":946684800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-45591-4_18","type":"book-chapter","created":{"date-parts":[[2007,11,14]],"date-time":"2007-11-14T05:18:03Z","timestamp":1195017483000},"page":"143-148","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["A Hardware Implementation of PRAM and its Performance Evaluation"],"prefix":"10.1007","author":[{"given":"M.","family":"Imai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Hayakawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Kawanaka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Wada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C. D.","family":"Castanho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Okajima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Okamoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2000,5,25]]},"reference":[{"key":"18_CR1","unstructured":"K. C. Chang: \u201cDigital Design and Modeling with VHDL and Synthesis\u201d, IEEE Computer Society Press (1996)."},{"key":"18_CR2","doi-asserted-by":"crossref","unstructured":"D. Culler, et al: \u201cTowards a realistic model of parallel computation\u201d, in Proc.4th ACM SIGPLAN Sym. on PPPP (1993).","DOI":"10.1145\/155332.155333"},{"key":"18_CR3","series-title":"Technical report","volume-title":"Wada Lab. of Dept. of Elec. & Comput. Eng.","author":"M. Imai","year":"1999","unstructured":"M. Imai, Y. Hayakawa, H. Kawanaka, W. Chen, K. Wada: \u201cDesign and implementation of PRAM on Hardware Level\u201d, Technical report TR-99-01 in Wada Lab. of Dept. of Elec. & Comput. Eng., Nagoya Institute of Technology, Japan (1999)."},{"key":"18_CR4","unstructured":"Joseph J\u00e1J\u00e1: \u201cAn Introduction to Parallel Algorithms\u201d, Addison-Wesley (1992)."},{"issue":"1","key":"18_CR5","first-page":"51","volume":"2","author":"V. Lepp\u00e4nen","year":"1995","unstructured":"V. Lepp\u00e4nen, M. Penttonen: \u201cWork-Optimal Simulation of PRAM Models on Meshes\u201d, Nordic Journal on Computing, 2(1):51\u201369(1995).","journal-title":"Nordic Journal on Computing"},{"issue":"3","key":"18_CR6","doi-asserted-by":"publisher","first-page":"141","DOI":"10.1016\/0020-0190(88)90160-3","volume":"28","author":"F. Luccio","year":"1988","unstructured":"F. Luccio, A. Pietracaprina, G. Pucci: \u201cA Probabilistic Simulation of PRAMs on a Bounded Degree Networks\u201d, Information Processing Letters, 28(3):141\u2013147 (1988).","journal-title":"Information Processing Letters"},{"issue":"4","key":"18_CR7","doi-asserted-by":"publisher","first-page":"529","DOI":"10.1007\/BF01840402","volume":"5","author":"F. Luccio","year":"1990","unstructured":"F. Luccio, A. Pietracaprina, G. Pucciappanen: \u201cA New Scheme for the Deterministic Simulation of PRAMs in VLSI\u201d, Algorithmica, 5(4):529\u2013544 (1990).","journal-title":"Algorithmica"},{"issue":"6","key":"18_CR8","first-page":"39","volume":"61","author":"K. Sato","year":"1988","unstructured":"K. Sato, T. Kurozawa, K. Honda, K. Nakano, T. Hayashi: \u201cImplementing the PRAM Algorithms in the Multithread Architecture and Evaluating the Performance\u201d, IPSJ AL, 61(6):39\u201346 (1988).","journal-title":"IPSJ AL"},{"key":"18_CR9","unstructured":"L. G. Valiant: \u201cA bridging model for parallel computation\u201d, CACM 33,8 (1990)."}],"container-title":["Lecture Notes in Computer Science","Parallel and Distributed Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45591-4_18","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,6]],"date-time":"2020-04-06T05:16:08Z","timestamp":1586150168000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45591-4_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540674429","9783540455912"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/3-540-45591-4_18","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2000]]},"assertion":[{"value":"25 May 2000","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}