{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T00:04:29Z","timestamp":1725494669435},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540674429"},{"type":"electronic","value":"9783540455912"}],"license":[{"start":{"date-parts":[[2000,1,1]],"date-time":"2000-01-01T00:00:00Z","timestamp":946684800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-45591-4_19","type":"book-chapter","created":{"date-parts":[[2007,11,14]],"date-time":"2007-11-14T05:18:03Z","timestamp":1195017483000},"page":"149-154","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Non-Binary Parallel Arithmetic Architecture"],"prefix":"10.1007","author":[{"given":"Rong","family":"Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James L.","family":"Schwing","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2000,5,25]]},"reference":[{"issue":"2","key":"19_CR1","doi-asserted-by":"publisher","first-page":"358","DOI":"10.1109\/4.18596","volume":"24","author":"I. S. Hwang","year":"1989","unstructured":"I. S. Hwang, and A. L.. Fischer, Ultrafast compact 32-bit CMOS adders in multi-output domino logic, IEEE J. Solid-State Circ., 24, No 2 April 1989, pp. 358\u2013369.","journal-title":"IEEE J. Solid-State Circ."},{"key":"19_CR2","volume-title":"Proc. of the Workshop on Reconfigurable Architectures","author":"J. Jang","year":"1994","unstructured":"J. Jang, H. Park and V. K. Prasanna, A bit model of the reconfigurable mesh, Proc. of the Workshop on Reconfigurable Architectures, the 8th IPPS, Cancun, Maxico, 1994."},{"key":"19_CR3","doi-asserted-by":"crossref","unstructured":"R._H. Krambeck, C. M. Lee, and H.S. Law, High-Speed Compact Circuits with CMOS, IEEE Journal of Solid-State Circuits, Vol SC-17, No. 3, June, 1982.","DOI":"10.1109\/JSSC.1982.1051786"},{"key":"19_CR4","unstructured":"R. Lin, Shift switching and novel arithmetic schemes, in Proc. of 29th Asilomar Conf. on Signals, Systems and Computers, Pacific Grove, CA, Nov. 1995."},{"key":"19_CR5","unstructured":"R. Lin, A Reconfigurable Low-power High performance Matrix Multiplier Design, Proc. of 1th Intl. Symp. on Quality of Electronic Design, San Jose, California. March 2000."},{"key":"19_CR6","unstructured":"R. Lin, Parallel VLSI Shift Switch Logic Devices, US Patent, Serial No. 09\/022,248, 1999."},{"key":"19_CR7","doi-asserted-by":"crossref","unstructured":"R. Lin and S. Olariu, Reconfigurable shift switching parallel comparators, in Intl. Journal of VLSI Design, March, 1999.","DOI":"10.1155\/1999\/79875"},{"key":"19_CR8","doi-asserted-by":"crossref","unstructured":"R. Lin and S. Olariu, Efficient VLSI architecture for Columnsort, IEEE Transactions on Very Large Scale Integration (VLSI) systems, VOL. 7, No. 1. March, 1999.","DOI":"10.1109\/92.748211"},{"key":"19_CR9","doi-asserted-by":"crossref","unstructured":"R. Lin, and S. Olariu, Reconfigurable buses with shift switching \u2014concept and architectures, in IEEE Trans. on Parallel And Distributed System. January 1995.","DOI":"10.1109\/71.363407"},{"key":"19_CR10","doi-asserted-by":"crossref","unstructured":"R. Lin, K. Nakano, S. Olariu, M.C. Pintoti, J.L. Schwing, A.Y. Zomaya Scalable hardware-algorithms for binary prefix sums, in Proc. of 6th International Workshop on Reconfigurable Architecture(RAW), 1999.","DOI":"10.1007\/BFb0097948"},{"key":"19_CR11","doi-asserted-by":"publisher","first-page":"678","DOI":"10.1109\/12.277290","volume":"42","author":"R. Miller","year":"1993","unstructured":"R. Miller, V. K. P. Kumar, D. Reisis, and Q. F. Stout, Parallel Computations on Reconfigurable Meshes, IEEE Transactions on Computers, 42 (1993), 678\u2013692.","journal-title":"IEEE Transactions on Computers"},{"key":"19_CR12","unstructured":"N. Weste and K. Eshraghian, PRINCIPLES OF CMOS VLSI DESIGN, A systems Perspective (Second Edition), Addison-Wesley Publishing Company, 1993."}],"container-title":["Lecture Notes in Computer Science","Parallel and Distributed Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45591-4_19","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,14]],"date-time":"2023-05-14T18:29:10Z","timestamp":1684088950000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45591-4_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540674429","9783540455912"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/3-540-45591-4_19","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2000]]},"assertion":[{"value":"25 May 2000","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}