{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,22]],"date-time":"2025-01-22T09:49:38Z","timestamp":1737539378243,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540674429"},{"type":"electronic","value":"9783540455912"}],"license":[{"start":{"date-parts":[[2000,1,1]],"date-time":"2000-01-01T00:00:00Z","timestamp":946684800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-45591-4_20","type":"book-chapter","created":{"date-parts":[[2007,11,14]],"date-time":"2007-11-14T05:18:03Z","timestamp":1195017483000},"page":"155-160","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Multithreaded Parallel Computer Model with Performance Evaluation"],"prefix":"10.1007","author":[{"given":"J.","family":"Cui","sequence":"first","affiliation":[]},{"given":"J. L.","family":"Bordim","sequence":"additional","affiliation":[]},{"given":"K.","family":"Nakano","sequence":"additional","affiliation":[]},{"given":"T.","family":"Hayashi","sequence":"additional","affiliation":[]},{"given":"N.","family":"Ishii","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2000,5,25]]},"reference":[{"key":"20_CR1","doi-asserted-by":"crossref","unstructured":"M. Amamiya, H. Tomiyasu, S. Kusakabe, Datarol: a parallel machine architecture for fine-grain multithreading, Proc. 3rd Working Conference on Massively Parallel Programming Models, 151\u2013162, 1998.","DOI":"10.1109\/MPPM.1997.715971"},{"key":"20_CR2","unstructured":"A. Gibbons and W. Rytter, Efficient Parallel Algorithm, Cambridge University Press, 1998."},{"key":"20_CR3","doi-asserted-by":"crossref","unstructured":"R. H. Halstead and T. Fujita, MASA: A multithreaded processor architecture for parallel symbolic computing, Proc. 15th International Symposium on Computer Architecture, 443\u2013451, 1988.","DOI":"10.1145\/633625.52449"},{"key":"20_CR4","unstructured":"John L. Hennessy, and David A. Patterson, Computer Architecture-A Quantitative Approach, Morgan Kaufmann, 1990."},{"key":"20_CR5","unstructured":"J. J\u00e1J\u00e1. An Introduction to Parallel Algorithms. Addison-Wesley, 1992."},{"key":"20_CR6","unstructured":"Robert A. Iannucci ed., Multithreaded Computer Architecture: A Summary of the state of the Art, Kluwer Academic, 1990."},{"key":"20_CR7","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1109\/SUPERC.1988.44631","volume":"88","author":"J. T. Kuehn","year":"1988","unstructured":"J. T. Kuehn and B. J. Smith, The Horizon supercomputing system: architecture and software, Proc. Supercomputing 88, 28\u201334, 1988.","journal-title":"Proc. Supercomputing"},{"key":"20_CR8","unstructured":"M. Loikkanen and N. Bagherzadeh, A fine-grain multithreading superscalar architecture, Proc. of Conference on Parallel Architectures and Compilation Techniques, 1996."},{"key":"20_CR9","doi-asserted-by":"crossref","unstructured":"G. M. Papadopoulos and D. E. Culler, Monsoon: an explicit token-store architecture, Proc 17th International Symposium on Computer Architecture, 82\u201391, 1990.","DOI":"10.1145\/325096.325117"},{"key":"20_CR10","doi-asserted-by":"crossref","unstructured":"G. M. Papadopoulos and K. R. Traub Multithreading: A revisionist view of dataflow architecture, Proc 18th International Symposium on Computer Architecture, 342\u2013351, 1991.","DOI":"10.1145\/115953.115986"},{"key":"20_CR11","unstructured":"R. G. Prasadh and C.-L Wu, A Benchmark Evaluation of a Multi-Threaded RISC Processor Architecture, Proc. of International Conference on Parallel Processing, pp. 84\u201391, 1991."},{"key":"20_CR12","doi-asserted-by":"crossref","unstructured":"B. J. Smith, Architecture and applications of the HEP multiprocessor system, Proc. of SPIE-Real-Time Signal Processing IV, Vol. 298, Aug, 1981","DOI":"10.1117\/12.932535"},{"key":"20_CR13","unstructured":"J.-Y. Tsai and P. C. Yew, The Superthreaded Architecture: Thread Pipelining with Run-time Data Dependence Checking and Control Speculation Proc. of Conference on Parallel Architectures and Compilation Techniques, 1996."}],"container-title":["Lecture Notes in Computer Science","Parallel and Distributed Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45591-4_20","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,22]],"date-time":"2025-01-22T09:21:50Z","timestamp":1737537710000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45591-4_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540674429","9783540455912"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/3-540-45591-4_20","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2000]]},"assertion":[{"value":"25 May 2000","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}