{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:08:57Z","timestamp":1725484137831},"publisher-location":"Berlin, Heidelberg","reference-count":31,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540439288"},{"type":"electronic","value":"9783540456148"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-45614-7_3","type":"book-chapter","created":{"date-parts":[[2007,5,17]],"date-time":"2007-05-17T04:45:28Z","timestamp":1179377128000},"page":"41-56","source":"Crossref","is-referenced-by-count":6,"title":["Improvements in Coverability Analysis"],"prefix":"10.1007","author":[{"given":"Gil","family":"Ratsaby","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Baruch","family":"Sterin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shmuel","family":"Ur","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,7,9]]},"reference":[{"key":"3_CR1","unstructured":"A.V. Aho, R. Sethi, J.D. Ullman. Compilers: Principles, Techniques and Tools. Addison-Wesley, 1986."},{"key":"3_CR2","unstructured":"Adnan Aziz. Example of Hardware Verification Using VIS, The benchmark PCI Local BUS, URL http:\/\/www-cad.eecs.berkeley.edu\/Respep\/Research\/vis\/texas-97\/ ."},{"key":"3_CR3","doi-asserted-by":"crossref","unstructured":"I. Beer, S. Ben-David, C. Eisner, A. Landver. RuleBase: an Industry-Oriented Formal Verification Tool. Proc. DAC\u201996, pp. 655\u2013660.","DOI":"10.1145\/240518.240642"},{"key":"3_CR4","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"182","DOI":"10.1007\/3-540-58179-0_53","volume-title":"CAV94","author":"I. Beer","year":"1994","unstructured":"I. Beer, M. Yoeli, S. Ben-David, D. Geist and R. Gewirtzman. Methodology and System for Practical Formal Verification of Reactive Systems. CAV94, LNCS 818, pp 182\u2013193."},{"key":"3_CR5","volume-title":"Software Testing Technique","author":"B. Beizer","year":"1990","unstructured":"Boris Beizer. Software Testing Technique. New York: Van Nostrand Reinhold, second edition, 1990.","edition":"second edition"},{"key":"3_CR6","doi-asserted-by":"crossref","unstructured":"G Ratzaby, S. Ur and Y. Wolfsthal. Coverability Analysis Using Symbolic Model Checking. CHARME2001, September, 2001.","DOI":"10.1007\/3-540-44798-9_13"},{"key":"3_CR7","unstructured":"E. Buchink and S. Ur. Compacting Regression Suites On-The-Fly. Joint Asia Pacific Software Engineering Conference and International Computer Science Conference, Hong Kong, December, 1997."},{"key":"3_CR8","unstructured":"E.M. Clarke, O. Grumberg. D.A. Peled. Model Checking, MIT Press, 1999."},{"key":"3_CR9","doi-asserted-by":"crossref","unstructured":"D. Geist, M. Farkas, A. Landver, Y. Lictenstein, S. Ur and Y Wolfsthal. Coverage-directed test generation using symbolic techniques. In Proc. Int. Conf. Formal methods in Computer-Aided Design, pages 143\u2013158, 1996.","DOI":"10.1007\/BFb0031805"},{"key":"3_CR10","doi-asserted-by":"crossref","unstructured":"Y Abarbanel, I. Beer, L. Gluhovsky, S. Keidar, and Y Wolfsthal. FoCs-Automatic Generation of Simulation Checkers from Formal Specifications. In Proc. 12thInternational Conference on Computer Aided Verification (CAV), 2000.","DOI":"10.1007\/10722167_40"},{"key":"3_CR11","doi-asserted-by":"crossref","unstructured":"Y Hoskote, T. Kam, P. Ho and X. Zhao. Coverage Estimation for Symbolic Model Checking. DAC\u201999, pp300\u2013305, June 1999.","DOI":"10.1145\/309847.309936"},{"key":"3_CR12","unstructured":"M.R. Garey and D. S. Johnson. Computers and Intractability: A Guide to the Theory of NP-Completeness. W.H. Freeman, 1979."},{"key":"3_CR13","unstructured":"G. J. Holtzman. Design and Validation of Computer Protocols. Prentice Hall, 1991."},{"issue":"10","key":"3_CR14","doi-asserted-by":"publisher","first-page":"1294","DOI":"10.1109\/43.541449","volume":"15","author":"D.S. Hochbaum","year":"1996","unstructured":"D.S. Hochbaum. An Optimal Test Compression Procedure for Combinational Circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 15:10, 1294\u20131299, 1996.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"#2","key":"3_CR15","first-page":"18","volume":"2","author":"C. Kaner","year":"1995","unstructured":"C. Kaner. Software Negligence & Testing Coverage. Software QA Quarterly, Vol 2,#2, pp18, 1995.","journal-title":"Software QA Quarterly"},{"key":"3_CR16","doi-asserted-by":"crossref","unstructured":"M. Kantrowitz, L. M. Noack. I\u2019m Done Simulating; Now What? Verification Coverage Analysis and Correctness Checking of the DECchip 21164 Alpha Microprocessor. Proc. DAC\u201996.","DOI":"10.1109\/DAC.1996.545595"},{"key":"3_CR17","doi-asserted-by":"crossref","unstructured":"S. Kajihara, I. Pomerantz, K. Kinoshita and S. M. Reddy. Cost Effective Generation of Minimal Test Sets for Stack-At Faults in Combinatorial Logic Circuits. 30th ACM\/IEEE DAC,pp. 102\u2013106, 1993.","DOI":"10.1145\/157485.164617"},{"key":"3_CR18","doi-asserted-by":"crossref","unstructured":"D. Levin, D. Lorentz and S. Ur. A Methodology for Processor Implementation Verification. FMCAD 96: Int. Conf. on Formal Methods in Computer-Aided Design, November 1996.","DOI":"10.1007\/BFb0031804"},{"key":"3_CR19","unstructured":"B. Marick. The Craft of Software Testing: Subsystem Testing Including Object-Based and Object-Oriented Testing. Prentice-Hall, 1995."},{"key":"3_CR20","doi-asserted-by":"crossref","unstructured":"K. L. McMillan. Symbolic Model Checking. Kluwer Academic Publishers, 1993.","DOI":"10.1007\/978-1-4615-3190-6"},{"key":"3_CR21","unstructured":"Raymond E. Miller. Protocol Verification: The first ten years, the next ten years; some personal observations. In Protocol specification, Testing, and Verification X, 1990."},{"key":"3_CR22","doi-asserted-by":"crossref","unstructured":"Y.V. Hoskote, D. Moundanos and J.A. Abraham. Automatic Extraction of the Control Flow Machine and Application to Evaluating Coverage of Verification Vectors. IEEE International Conference on Computer Design (ICCD \u201895), October 1995.","DOI":"10.1109\/ICCD.1995.528919"},{"issue":"1","key":"3_CR23","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1145\/125489.125473","volume":"1","author":"A. J. Offutt","year":"1992","unstructured":"A. J. Offutt. Investigation of the software testing coupling effect. ACM Transactions on Software Engineering Methodology, 1(1):3\u201318, January 1992.","journal-title":"ACM Transactions on Software Engineering Methodology"},{"key":"3_CR24","unstructured":"F. Orava. Formal Semantics of SDL Specifications. In Protocol Specification, Testing, and Verification VIII, 1988."},{"key":"3_CR25","unstructured":"RuleBase User Manual V1.0, IBM Haifa Research Laboratory, 1996."},{"key":"3_CR26","doi-asserted-by":"crossref","unstructured":"I. Beer, S. Ben-David, C. Eisner, D. Geist, L. Gluhovsky, T. Heyman, A. Landver, P. Paanah, Y Rodeh, G. Ronin, and Y Wolfsthal. RuleBase: Model Checking at IBM. Proc. 9th International Conference on Computer Aided Verification (CAV), 1997.","DOI":"10.1007\/3-540-63166-6_53"},{"key":"3_CR27","doi-asserted-by":"crossref","unstructured":"I. Beer, S. Ben-David, C. Eisner, D. Fisman, A. Gringauze, and Y Rodeh. The Temporal Logic Sugar. Proc. 13th International Conference on Computer Aided Verification (CAV), 2001.","DOI":"10.1007\/3-540-44585-4_33"},{"key":"3_CR28","unstructured":"I. Beer, M. Dvir, B. Kozitsa. Y. Lichtenstein, S. Mach, W.J. Nee, E. Rappaport. Q. Schmierer, Y. Zandman. VHDL Test Coverage in BDLS\/AUSSIM Environment. IBM HRL Technical Report 88.342, December 1993."},{"key":"3_CR29","unstructured":"D. L. Perry. VHDL Second Edition. McGraw-Hill Series on Computer Engineering, 1993."},{"key":"3_CR30","unstructured":"Telecordia Software Visualization and Analysis Tool. URL http:\/\/xsuds.argreenhouse.com\/ ."},{"key":"3_CR31","doi-asserted-by":"crossref","unstructured":"E. Weyuker, T. Goradia and A. Singh. Automatically Generating Test Data from a Boolean Specification. IEEE Transaction on Software Engineering, Vol 20, No 5 May 1994.","DOI":"10.1109\/32.286420"}],"container-title":["Lecture Notes in Computer Science","FME 2002:Formal Methods\u2014Getting IT Right"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45614-7_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,11]],"date-time":"2023-05-11T22:05:08Z","timestamp":1683842708000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45614-7_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540439288","9783540456148"],"references-count":31,"URL":"https:\/\/doi.org\/10.1007\/3-540-45614-7_3","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}