{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:20:12Z","timestamp":1725484812547},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540439684"},{"type":"electronic","value":"9783540456391"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-45639-2_10","type":"book-chapter","created":{"date-parts":[[2007,6,1]],"date-time":"2007-06-01T00:56:02Z","timestamp":1180659362000},"page":"95-102","source":"Crossref","is-referenced-by-count":0,"title":["A New DSP Architecture for Correcting Errors Using Viterbi Algorithm"],"prefix":"10.1007","author":[{"given":"Sungchul","family":"Yoon","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sangwook","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaeseuk","family":"Oh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,8,29]]},"reference":[{"key":"10_CR1","unstructured":"HEISSLER, J.R., etc: An analysis of the Viterbi decoder error statistics for ATM and TCP\/IP over satellite communication. Proc. Of Military Communications Conference (1999) 359\u2013363"},{"key":"10_CR2","unstructured":"BUSS, D.D., etc: Si technology in the Internet Era. Proc. Of The 8th IEEE International Conference (2001) 1\u20134"},{"key":"10_CR3","unstructured":"BUSS, D.D., etc: DSP & analog SOC integration in the Internet era. Emerging Technologies Symposium: Broadband, Wireless Internet Access (2000) 5\u20139"},{"key":"10_CR4","unstructured":"LEE C. H., etc: Efficient random vector verification method for an embedded 32-bit RISC core. Proc. of the Second IEEE Asia Pacific Conference on ASICs (2000) 291\u2013294"},{"key":"10_CR5","unstructured":"CHO S. Y., etc: CalmRISC\u2122 32: a 32-bit low-power MCU core. Proc. of the Second IEEE Asia Pacific Conference on ASICs (2000) 285\u2013289"},{"key":"10_CR6","unstructured":"Teak\u2122DSP Core Architecture Spec. Revision 1.3"},{"key":"10_CR7","unstructured":"DSP16000 Reference Guide. (Dec 1997)"},{"key":"10_CR8","unstructured":"ALIDINA M., etc: DSP16000: a high performance, low-power dual-MAC DSP core for communications applications. Proc. of Custom Integrated Circuits Con-ference(CICC) (1998)119\u2013122"},{"key":"10_CR9","unstructured":"TMS320C55x DSP CPU Reference Guide. (May 2000)"}],"container-title":["Lecture Notes in Computer Science","Advanced Internet Services and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45639-2_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,16]],"date-time":"2019-02-16T21:24:26Z","timestamp":1550352266000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45639-2_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540439684","9783540456391"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/3-540-45639-2_10","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}