{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:23:32Z","timestamp":1742379812286,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":27,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540440499"},{"type":"electronic","value":"9783540457060"}],"license":[{"start":{"date-parts":[[2002,1,1]],"date-time":"2002-01-01T00:00:00Z","timestamp":1009843200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-45706-2_64","type":"book-chapter","created":{"date-parts":[[2007,10,7]],"date-time":"2007-10-07T05:37:18Z","timestamp":1191735438000},"page":"468-480","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Exploiting the Prefetching Effect Provided by Executing Mispredicted Load Instructions"],"prefix":"10.1007","author":[{"given":"Resit","family":"Sendag","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David J.","family":"Lilja","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven R.","family":"Kunkel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,8,20]]},"reference":[{"key":"64_CR1","volume-title":"Technical Report WRL RR 94\/8","author":"K. I. Farkas","year":"1994","unstructured":"K. I. Farkas, N. P. Jouppi, and P. Chow, \u201cHow Useful Are Non-Blocking Loads, Stream Buffers, and Speculative Execution in Multiple Issue Processors?\u201d Technical Report WRL RR 94\/8, Western Research Laboratory \u2014 Compaq, Palo Alto, CA, August 1994."},{"key":"64_CR2","doi-asserted-by":"crossref","unstructured":"J. Pierce and T. Mudge, \u201cThe effect of speculative execution on cache performance,\u201d IPPS 94, Int. Parallel Processing Symp., Cancun Mexico, pp. 172\u2013179, Apr. 1994.","DOI":"10.1109\/IPPS.1994.288304"},{"key":"64_CR3","doi-asserted-by":"crossref","unstructured":"G. Reinman, T. Austin, and B. Calder, \u201cA Scalable Front-End Architecture for Fast Instruction Delivery,\u201d 26th International Symposium on Computer Architecture, pages 234\u2013245, May 1999.","DOI":"10.1145\/307338.300999"},{"key":"64_CR4","doi-asserted-by":"crossref","unstructured":"S. Wallace, D. Tullsen, and B. Calder, \u201cInstruction Recycling on a Multiple-Path Processor,\u201d 5th International Symposium On High Performance Computer Architecture, pages 44\u201353, January 1999.","DOI":"10.1109\/HPCA.1999.744323"},{"key":"64_CR5","doi-asserted-by":"crossref","unstructured":"G. Reinman and B. Calder, \u201cPredictive Techniques for Aggressive Load Speculation,\u201d 31st International Symposium on Microarchitecture, pages 127\u2013137, December 1998.","DOI":"10.1109\/MICRO.1998.742775"},{"key":"64_CR6","doi-asserted-by":"crossref","unstructured":"J. D. Collins, H. Wang, D. M. Tullsen, C. Hughes, Y.-F. Lee, D. Lavery, J. P. Shen, \u201cSpeculative Precomputation: Long-range Prefetching of Delinquent Loads,\u201d In 28th International Symposium on Computer Architecture, July, 2001.","DOI":"10.1145\/379240.379248"},{"key":"64_CR7","unstructured":"J. Dundas and T. Mudge, \u201cImproving data cache performance by pre-executing instructions under a cache miss,\u201d Proc. 1997 ACM Int. Conf. on Supercomputing, July 1997, pp. 68\u201375."},{"issue":"3","key":"64_CR8","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1145\/356887.356892","volume":"14","author":"A.J. Smith","year":"1982","unstructured":"A.J. Smith, \u201cCache Memories,\u201d Computing Surveys, Vol. 14, No. 3, Sept. 1982, pp. 473\u2013530.","journal-title":"Computing Surveys"},{"key":"64_CR9","doi-asserted-by":"crossref","unstructured":"N.P. Jouppi, \u201cImproving Direct-Mapped Cache Performance by the Addition of a Small Fully-associative Cache and Prefetch Buffers,\u201d Proc. 17 th Annual International Symposium on Computer Architecture, Seattle, WA, May 1990, pp. 364-373.","DOI":"10.1145\/325096.325162"},{"key":"64_CR10","doi-asserted-by":"crossref","unstructured":"F. Dahlgren, M. Dubois and P. Stenstrom, \u201cFixed and Adaptive Sequential Prefetching in Shared-memory Multiprocessors,\u201d Proc. First IEEE Symposium on High Performance Computer Architecture, Raleigh, NC, Jan. 1995, pp. 68\u201377.","DOI":"10.1109\/HPCA.1995.386554"},{"issue":"5","key":"64_CR11","doi-asserted-by":"publisher","first-page":"609","DOI":"10.1109\/12.381947","volume":"44","author":"T.F. Chen","year":"1995","unstructured":"T.F. Chen and J.L Baer, \u201cEffective Hardware-Based Data Prefetching for High Performance Processors,\u201d IEEE Transactions on Computers, Vol. 44, No. 5, May 1995, pp. 609\u2013623.","journal-title":"IEEE Transactions on Computers"},{"key":"64_CR12","doi-asserted-by":"publisher","first-page":"121","DOI":"10.1109\/12.752653","volume":"48","author":"D. Joseph","year":"1999","unstructured":"D. Joseph and D. Grunwald, \u201cPrefetching using markov predictors,\u201d IEEE Transactions on Computers, Vol. 48, No 2, 1999, pp 121\u2013133.","journal-title":"IEEE Transactions on Computers"},{"key":"64_CR13","unstructured":"G. Reinman, B. Calder, and T. Austin, \u201cFetch Directed Instruction Prefetching,\u201d In proceedings of the 32nd International Symposium on Microarchitecture, November 1999."},{"key":"64_CR14","unstructured":"T.F. Chen and J.L Baer, \u201cA Performance Study of Software and Hardware Data Prefetching Schemes,\u201d Proc. of the 21 st Annual International Symposium on Computer Architecture, Chicago, Il, April 1994, pp. 223\u2013234."},{"key":"64_CR15","doi-asserted-by":"crossref","first-page":"866","DOI":"10.1109\/MWSCAS.1999.867772","volume":"2","author":"R. Pendse","year":"2000","unstructured":"R. Pendse and H. Katta, \u201cSelective Prefetching: Prefetching when only required,\u201d Proc. of the 42 nd IEEE Midwest Symposium on Circuits and Systems, volume 2, 2000, pp. 866\u2013869.","journal-title":"Proc. of the 42nd IEEE Midwest Symposium on Circuits and Systems"},{"key":"64_CR16","doi-asserted-by":"crossref","unstructured":"C-K. Luk and T. C. Mowry. \u201cCompiler-based prefetching for recursive data structures,\u201d In Seventh International Conference on Architectural Support for Programming Languages and Operating Systems, pages 222\u2013233, Oct. 1996.","DOI":"10.1145\/237090.237190"},{"key":"64_CR17","unstructured":"Bernstein, D., C. Doron and A. Freund, \u201cCompiler Techniques for Data Prefetching on the PowerPC,\u201d Proc. International Conf. on Parallel Architectures and Compilation Techniques, June 1995, pp. 19\u201326."},{"key":"64_CR18","unstructured":"E.H. Gornish, E.D. Granston and A.V. Veidenbaum, \u201cCompiler-directed Data Prefetching in Multiprocessors with Memory Hierarchies,\u201d Proc. 1990 International Conference on Supercomputing, Amsterdam, Netherlands, June 1990, pp. 354\u2013368."},{"key":"64_CR19","doi-asserted-by":"crossref","unstructured":"M.H. Lipasti, W.J. Schmidt, S.R. Kunkel and R.R. Roediger, \u201cSPAID: Software Prefetching in Pointer and Call-Intensive Environments,\u201d Proc. 28 th Annual International Symposium on Micro architecture, Ann Arbor, MI, November 1995, pp. 231\u2013236.","DOI":"10.1109\/MICRO.1995.476830"},{"key":"64_CR20","doi-asserted-by":"crossref","unstructured":"J. Pierce and T. Mudge, \u201cWrong-Path Instruction Prefetching,\u201d Proc. of 29 th Annual IEEE\/ACM Symp. Microarchitecture (MICRO-29), Dec. 1996, pp. 165\u2013175.","DOI":"10.1109\/MICRO.1996.566459"},{"key":"64_CR21","doi-asserted-by":"publisher","first-page":"174","DOI":"10.1145\/358923.358939","volume":"32","author":"S. P. VanderWiel","year":"2000","unstructured":"S. P. VanderWiel and D. J. Lilja, \u201cData Prefetch Mechanisms,\u201d ACM Computing Surveys, Vol. 32, Issue 2, June 2000, pp. 174\u2013199.","journal-title":"ACM Computing Surveys"},{"key":"64_CR22","unstructured":"D.C. Burger, T.M. Austin, and S. Bennett, \u201cEvaluating future Microprocessors: The SimpleScalar Tool Set,\u201d Technical Report CS-TR-96-1308, University of Wisconsin-Madison, July 1996."},{"key":"64_CR23","doi-asserted-by":"crossref","unstructured":"AJ KleinOsowski, J. Flynn, N. Meares, and D. J. Lilja, \u201cAdapting the SPEC 2000 Benchmark Suite for Simulation-Based Computer Architecture Research,\u201d Workload Characterization of Emerging Computer Applications, L. Kurian John and A. M. Grizzaffi Maynard (eds.), Kluwer Academic Publishers, pp 83\u2013100, (2001).","DOI":"10.1007\/978-1-4615-1613-2_4"},{"key":"64_CR24","doi-asserted-by":"crossref","unstructured":"S-T Pan, K. So, and J.T. Rahmeh, \u201cImproving the Accuracy of Dynamic Branch Prediction Using Branch Correlation,\u201d Proc. of the 5 th International Conference on Architectural Support for Programming Languages and Operating Systems, 1992, pp. 76\u201384.","DOI":"10.1145\/143365.143490"},{"key":"64_CR25","doi-asserted-by":"crossref","unstructured":"T.Y. Yeh and Y. N. Patt, \u201cA Comparison of Dynamic Branch Predictors that Use Two Levels of Branch History,\u201d Proc. of the International Symposium on Computer Architecture, 1993, pp. 257\u2013267.","DOI":"10.1145\/173682.165161"},{"key":"64_CR26","doi-asserted-by":"crossref","unstructured":"R. Sendag, D. J. Lilja, and S. R. Kunkel, \u201cExploiting the Prefetching Effect provided by Executing Misprediced Load Instructions,\u201d Laboratory for Advanced Research in Computing Technology and Compilers, Technical Report No. ARCTIC 02-05, May 2002.","DOI":"10.1007\/3-540-45706-2_64"},{"key":"64_CR27","unstructured":"D. A. Patterson and J. L. Hennessy: Computer Architecture: A Quantitative Approach, 2nd edition, Morgan Kaufmann press, 1995, pp. 393\u2013395."}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2002 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45706-2_64","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T12:44:31Z","timestamp":1737463471000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45706-2_64"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540440499","9783540457060"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/3-540-45706-2_64","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]},"assertion":[{"value":"20 August 2002","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}