{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T04:48:40Z","timestamp":1725511720643},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441397"},{"type":"electronic","value":"9783540457121"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-45712-7_80","type":"book-chapter","created":{"date-parts":[[2008,5,6]],"date-time":"2008-05-06T16:28:06Z","timestamp":1210091286000},"page":"831-840","source":"Crossref","is-referenced-by-count":2,"title":["Evolutionary Graph Generation System and Its Application to Bit-Serial Arithmetic Circuit Synthesis"],"prefix":"10.1007","author":[{"given":"Makoto","family":"Motegi","sequence":"first","affiliation":[]},{"given":"Naofumi","family":"Homma","sequence":"additional","affiliation":[]},{"given":"Takafumi","family":"Aoki","sequence":"additional","affiliation":[]},{"given":"Tatsuo","family":"Higuchi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,10,4]]},"reference":[{"issue":"5","key":"80_CR1","first-page":"798","volume":"E82-A","author":"T. Aoki","year":"1999","unstructured":"T. Aoki, N. Homma, and T. Higuchi,\u201cEvolutionary design of arithmetic circuits,\u201d IEICE Trans. Fundamentals, Vol. E82-A, No. 5, pp. 798\u2013806, May 1999.","journal-title":"IEICE Trans. Fundamentals"},{"issue":"11","key":"80_CR2","doi-asserted-by":"publisher","first-page":"937","DOI":"10.1049\/el:20000704","volume":"36","author":"N. Homma","year":"2000","unstructured":"N. Homma, T. Aoki, and T. Higuchi,\u201cEvolutionary graph generation system with symbolic verification for arithmetic circuit design,\u201d IEE Electronics Letters, Vol. 36, No. 11, pp. 937\u2013939, May 2000.","journal-title":"IEE Electronics Letters"},{"issue":"9","key":"80_CR3","first-page":"1767","volume":"E83-A","author":"N. Homma","year":"2000","unstructured":"N. Homma, T. Aoki, and T. Higuchi,\u201cEvolutionary synthesis of fast constant-coefficient multipliers,\u201d IEICE Trans. Fundamentals, Vol. E83-A, No. 9, pp. 1767\u20131777, September 2000.","journal-title":"IEICE Trans. Fundamentals"},{"issue":"13","key":"80_CR4","doi-asserted-by":"publisher","first-page":"808","DOI":"10.1049\/el:20010587","volume":"37","author":"M. Natsui","year":"2001","unstructured":"M. Natsui, T. Aoki, and T. Higuchi,\u201cEvolutionary graph generation with terminalcolor constraint for heterogeneous circuit synthesis,\u201d Electronics Letters, Vol. 37, No. 13, pp. 808\u2013810, June 2001.","journal-title":"Electronics Letters"},{"key":"80_CR5","unstructured":"F. J. Miller, P. Thomson, and T. Fogarty,\u201cDesigning electronic circuits using evolutionary algorithms. arithmetic circuits: A case study,\u201d Genetic Algorithms and Evolution Strategies in Engineering and Computer Science, pp. 105\u2013131, September 1997."},{"key":"80_CR6","doi-asserted-by":"publisher","first-page":"109","DOI":"10.1109\/4235.687879","volume":"1","author":"R. J. Koza","year":"1997","unstructured":"R. J. Koza, H. F. III, Bennett, D. Andre, A. M. Keane, and F. Dunlap,\u201cAutomated synthesis of analog electrical circuits by means of genetic programming,\u201d IEEE Trans. Evolutionary Computation, Vol. 1, No. 2, pp. 109\u2013128, July 1997.","journal-title":"IEEE Trans. Evolutionary Computation"},{"issue":"3","key":"80_CR7","doi-asserted-by":"publisher","first-page":"220","DOI":"10.1109\/4235.788492","volume":"3","author":"T. Higuchi","year":"1999","unstructured":"T. Higuchi, M. Iwata, D. Keymeulen, H. Sakanashi, M. Murakawa, I. Kajitani, E. Takahashi, K. Toda, M. Salami, N. Kajihara, and N. Otsu,\u201cReal-world applications of analog and digital evolvable hardware,\u201d IEEE Trans. Evolutionary Computation, Vol. 3, No. 3, pp. 220\u2013235, September 1999.","journal-title":"IEEE Trans. Evolutionary Computation"},{"issue":"3","key":"80_CR8","doi-asserted-by":"publisher","first-page":"205","DOI":"10.1109\/4235.788491","volume":"3","author":"D. J. Lohn","year":"1999","unstructured":"D. J. Lohn and P. S. Colombano,\u201cA circuit representation technique for automated circuit design,\u201d IEEE Trans. Evolutionary Computation, Vol. 3, No. 3, pp. 205\u2013219, September 1999.","journal-title":"IEEE Trans. Evolutionary Computation"},{"key":"80_CR9","doi-asserted-by":"crossref","unstructured":"S. A. White,\u201cApplication of distributed arithmetic to digital signal processing: a tutorial review,\u201d IEEE ASSP Magazine, pp. 4\u201319, July 1989.","DOI":"10.1109\/53.29648"},{"key":"80_CR10","unstructured":"K. Hwang, Computer arithmetic: principles, architecture, and design, John Wiley & Sons, 1979."},{"issue":"7","key":"80_CR11","doi-asserted-by":"publisher","first-page":"1079","DOI":"10.1109\/4.597298","volume":"32","author":"R. Zimmermann","year":"1997","unstructured":"R. Zimmermann and W. Fichtner,\u201cLow-power logic styles: CMOS versus passtrasistor logic,\u201d IEEE J. Solid-State Circuits, Vol. 32, No. 7, pp. 1079\u20131090, July 1997.","journal-title":"IEEE J. Solid-State Circuits"}],"container-title":["Lecture Notes in Computer Science","Parallel Problem Solving from Nature \u2014 PPSN VII"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45712-7_80","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,24]],"date-time":"2019-02-24T00:42:34Z","timestamp":1550968954000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45712-7_80"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441397","9783540457121"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/3-540-45712-7_80","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}