{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:19:15Z","timestamp":1725488355920},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441434"},{"type":"electronic","value":"9783540457169"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-45716-x_13","type":"book-chapter","created":{"date-parts":[[2007,8,2]],"date-time":"2007-08-02T15:57:08Z","timestamp":1186070228000},"page":"118-127","source":"Crossref","is-referenced-by-count":4,"title":["Designing Carry Look-Ahead Adders with an Adiabatic Logic Standard-Cell Library"],"prefix":"10.1007","author":[{"given":"Antonio","family":"Blotti","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maurizio","family":"Castellucci","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roberto","family":"Saletti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,8,27]]},"reference":[{"key":"13_CR1","volume-title":"Low-Power CMOS VLSI Circuit Design","author":"K. Roy","year":"2000","unstructured":"Roy, K., Prasad, S. C.: Low-Power CMOS VLSI Circuit Design. JohnWiley & Sons, New York (2000)"},{"key":"13_CR2","doi-asserted-by":"publisher","first-page":"399","DOI":"10.1109\/92.335009","volume":"2","author":"W.C. Athas","year":"1994","unstructured":"Athas, W.C., Svensson, L., Koller, J.G., Tzartzanis, N., Chou, E.Y.C.: Low Power Digital Systems Based on Adiabatic Switching Principles. IEEE Trans. on VLSI Systems. Vol. 2. No. 4. Dec. 1994, pp. 399\u2013407","journal-title":"IEEE Trans. on VLSI Systems"},{"key":"13_CR3","unstructured":"Younis, S.G., Knight, T.F.: Asymptotically Zero Energy Split-Level Charge Recovery Logic. Proc. Workshop Low Power Design, Napa Valley. 1994, pp. 177\u2013182"},{"key":"13_CR4","unstructured":"Weste, N., Eshraghian, K.: Principles of CMOS VLSI Design. 2nd ed. Addison-Wesley (1993)"},{"issue":"20","key":"13_CR5","doi-asserted-by":"publisher","first-page":"1867","DOI":"10.1049\/el:19961272","volume":"32","author":"A. Vetuli","year":"1996","unstructured":"Vetuli, A., Di Pascoli, S., Reyneri, L.M.: Positive Feedback in Adiabatic Logic. Electronics Letters. Vol. 32, No. 20, Sep. 1996, pp. 1867\u20131869","journal-title":"Electronics Letters"},{"issue":"3","key":"13_CR6","doi-asserted-by":"publisher","first-page":"260","DOI":"10.1109\/TC.1982.1675982","volume":"C-31","author":"R. P. Brent","year":"1982","unstructured":"Brent, R. P., Kung, H. T.: A Regular Layout for Parallel Adders. IEEE Trans. on Computers. Vol. C-31. No. 3, Mar. 1982, pp. 260\u2013264","journal-title":"IEEE Trans. on Computers"},{"issue":"2","key":"13_CR7","doi-asserted-by":"publisher","first-page":"147","DOI":"10.1080\/00207210010110116657","volume":"89","author":"A. Blotti","year":"2002","unstructured":"Blotti, A., Di Pascoli, S., Saletti, R.: A Comparison of Some Circuit Schemes for Semi-Reversible Adiabatic Logic. Int. J. of Electronics. Vol. 89, No. 2, Feb. 2002, pp. 147\u2013158","journal-title":"Int. J. of Electronics"},{"key":"13_CR8","unstructured":"Amirante, E., Bargagli-Stoffi, A., Fischer, J., Iannaccone, G., Schmitt-Landsiedel, D.: Variations of the Power Dissipation in Adiabatic Logic Gates. Proc. of 11th Int. Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS\u201901, Yverdon-les Bains, Switzerland, 2001, pp. 9.1.1\u20139.1.10"},{"issue":"6","key":"13_CR9","doi-asserted-by":"publisher","first-page":"898","DOI":"10.1109\/4.766827","volume":"34","author":"J. Lim","year":"1999","unstructured":"Lim, J., Kim, D.: A 16-bit Carry-Lookahead Adder using Reversible Energy Recovery Logic for Ultra Low-Energy Systems. IEEE J. of Solid State Circuits. Vol. 34, No. 6. Jun. 1999, pp. 898\u2013903","journal-title":"IEEE J. of Solid State Circuits"},{"key":"13_CR10","doi-asserted-by":"crossref","unstructured":"Kim, S., Papaefthymiou, M.C.: Single-Phase Source-Coupled Adiabatic Logic. Proc. on Int. Symp. on Low Power Electronics and Design, Piscataway, New York (1999), pp. 97\u201399","DOI":"10.1145\/313817.313876"},{"issue":"1","key":"13_CR11","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1109\/92.920819","volume":"9","author":"S. Kim","year":"2001","unstructured":"Kim, S., Papaefthymiou, M.C.: True Single-Phase Adiabatic Circuitry. IEEE Trans. on Very Large Scale Integration (VLSI) Systems. Vol.9. No. 1. Feb. 2001, pp. 52\u201363","journal-title":"IEEE Trans. on Very Large Scale Integration (VLSI) Systems"},{"issue":"9","key":"13_CR12","doi-asserted-by":"publisher","first-page":"769","DOI":"10.1109\/81.536746","volume":"43","author":"Y. Ye","year":"1996","unstructured":"Ye, Y., Roy, K.: Energy Recovery Circuits Using Reversible and Partially Reversible Logic. IEEE Trans. on Circuits and Systems-I: Fundamental Theory and Applications. Vol. 43. No. 9. Sep. 1996, pp. 769\u2013778","journal-title":"IEEE Trans. on Circuits and Systems-I: Fundamental Theory and Applications"},{"issue":"2","key":"13_CR13","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1109\/4.902764","volume":"36","author":"Y. Ye","year":"2001","unstructured":"Ye, Y., Roy, K.: QSERL: Quasi-Static Energy Recovery Logic. IEEE J. of Solid-State Circuits. Vol. 36. No. 2. Feb. 2001, pp. 239\u2013248","journal-title":"IEEE J. of Solid-State Circuits"},{"issue":"1","key":"13_CR14","doi-asserted-by":"publisher","first-page":"71","DOI":"10.1023\/A:1008246827592","volume":"14","author":"M.C. Knapp","year":"1997","unstructured":"Knapp, M.C., Kindlmann, P.J., Papaefthymiou, M.C.: Design and Evaluation of Adiabatic Arithmetic Units. Analog Integrated Circuits and Signal Processing. Vol. 14. No. 1\u20132. Sept. 1997, pp. 71\u201379","journal-title":"Analog Integrated Circuits and Signal Processing"},{"issue":"9","key":"13_CR15","doi-asserted-by":"publisher","first-page":"1245","DOI":"10.1109\/82.793716","volume":"46","author":"C.K. Lo","year":"1999","unstructured":"Lo, C.K., Chan, P.C.H.: An Adiabatic Differential Logic for Low-Power Digital Systems. IEEE Trans. on Circuits and Systems-II: Analog and Digital Signal Processing. Vol. 46. No. 9. Sep. 1999, pp. 1245\u20131250","journal-title":"IEEE Trans. on Circuits and Systems-II: Analog and Digital Signal Processing"},{"key":"13_CR16","doi-asserted-by":"crossref","unstructured":"Mahmoodi-Meimand, M., Alzali-Kusha, A.: Low-Power, Low-Noise Adder Design with Pass-Transistor Adiabatic Logic. Proc. of the 21th Intern. Conf. on Microelectronics, Theran, Nov. 2000, pp. 61\u201364","DOI":"10.1109\/ICM.2000.916415"},{"key":"13_CR17","doi-asserted-by":"publisher","first-page":"514","DOI":"10.1109\/4.499727","volume":"31","author":"Y. Moon","year":"1996","unstructured":"Moon, Y., Jeong, D.K.: An Efficient Charge Recovery Logic Circuit. IEEE J. of Solid-State Circuits. Vol. 31. No. 4. Apr. 1996, pp. 514\u2013521","journal-title":"IEEE J. of Solid-State Circuits"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45716-X_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,1,17]],"date-time":"2019-01-17T16:30:47Z","timestamp":1547742647000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45716-X_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441434","9783540457169"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/3-540-45716-x_13","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}