{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T05:10:31Z","timestamp":1737349831820,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441434"},{"type":"electronic","value":"9783540457169"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-45716-x_15","type":"book-chapter","created":{"date-parts":[[2007,8,2]],"date-time":"2007-08-02T15:57:08Z","timestamp":1186070228000},"page":"146-155","source":"Crossref","is-referenced-by-count":0,"title":["Dual Supply Voltage Scaling in a Conventional Power-Driven Logic Synthesis Environment"],"prefix":"10.1007","author":[{"given":"Torsten","family":"Mahnke","sequence":"first","affiliation":[]},{"given":"Walter","family":"Stechele","sequence":"additional","affiliation":[]},{"given":"Wolfgang","family":"Hoeld","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,8,27]]},"reference":[{"key":"15_CR1","doi-asserted-by":"crossref","unstructured":"B. Ackalloor and D. Gaitonde, \u201cAn overview of library characterization in semicustom design,\u201d IEEE Custom Integrated Circuits Conf., pp. 305\u2013312, 1998.","DOI":"10.1109\/CICC.1998.694988"},{"key":"15_CR2","doi-asserted-by":"crossref","unstructured":"C. Chen, A. Srivastava, and M. Sarrafzadeh, \u201cOn gate level power optimization using dual-supply voltages,\u201d IEEE Trans. on VLSI Systems, vol. 9, pp. 616\u2013629, Dec. 2001.","DOI":"10.1109\/92.953496"},{"key":"15_CR3","doi-asserted-by":"crossref","unstructured":"O. Coudert, \u201cGate sizing for constrained delay\/power\/area optimization,\u201d IEEE Trans. on VLSI Systems, vol. 5, pp. 465\u2013472, Dec. 1997.","DOI":"10.1109\/92.645073"},{"key":"15_CR4","unstructured":"T. Mahnke et al., \u201cPower optimization through dual supply voltage scaling using Power Compiler,\u201d Proc. European Synopsys Users Group Meeting, 2002."},{"key":"15_CR5","unstructured":"LGSynth93, Benchmark set used in conjunction with 1993 MCNC International Workshop on Logic Synthesis, http:\/\/www.cbl.ncsu.edu , June 2002."},{"key":"15_CR6","unstructured":"Synopsys Inc., \u201cDesign power and power compiler technology backgrounder,\u201d Jan. 1998, http:\/\/www.synopsys.com\/products\/power\/power bkg.html , July 2001."},{"key":"15_CR7","doi-asserted-by":"crossref","unstructured":"K. Usami and M. Horowitz, \u201cClustered voltage scaling technique for low-power design,\u201d Proc. Int. Symp. on Low-Power Design, pp. 3\u20138, 1995.","DOI":"10.1145\/224081.224083"},{"key":"15_CR8","doi-asserted-by":"crossref","unstructured":"K. Usami et al., \u201cAutomated low-power technique exploiting multiple supply voltages applied to a media processor,\u201d IEEE Journal of Solid-State Circuits, vol. 33, pp. 463\u2013472, March 1998.","DOI":"10.1109\/4.661212"},{"key":"15_CR9","doi-asserted-by":"crossref","unstructured":"K. Usami et al., \u201cDesign methodology of ultra low-power MPEG4 codec core exploiting voltage scaling techniques,\u201d Proc. 35th DAC, pp. 483\u2013488, 1998.","DOI":"10.1145\/277044.277178"},{"key":"15_CR10","doi-asserted-by":"crossref","unstructured":"C. Yeh et al., \u201cGate-level design exploiting dual supply voltages for power-driven applications,\u201d Proc. 36th DAC, pp. 68\u201371, 1999.","DOI":"10.1145\/309847.309873"},{"key":"15_CR11","doi-asserted-by":"crossref","unstructured":"C. Yeh et al., \u201cLayout techniques supporting the use of dual supply voltages for cell-based designs,\u201d Proc. 36th DAC, pp. 62\u201367, 1999.","DOI":"10.1145\/309847.309872"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45716-X_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T02:52:54Z","timestamp":1737341574000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45716-X_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441434","9783540457169"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/3-540-45716-x_15","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}