{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T05:10:30Z","timestamp":1737349830068,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441434"},{"type":"electronic","value":"9783540457169"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-45716-x_16","type":"book-chapter","created":{"date-parts":[[2007,8,2]],"date-time":"2007-08-02T15:57:08Z","timestamp":1186070228000},"page":"156-166","source":"Crossref","is-referenced-by-count":0,"title":["Transistor Level Synthesis Dedicated to Fast I.P. Prototyping"],"prefix":"10.1007","author":[{"given":"A.","family":"Landrault","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Pellier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Richard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Jay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Robert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Auvergne","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,8,27]]},"reference":[{"key":"16_CR1","unstructured":"A. Sangiovanni-Vincentelli, \u201cPlatform-Based Design: A Path to Efficient Design Re-Use\u201d, First International Symposium on Quality of Electronic Design, 20\u201322 March, 2000, San Jose, California."},{"key":"16_CR2","unstructured":"M. Reinhardt, \u201cImplementing a Migration-Based IP-Reuse Strategy\u201d, Electronic Engineering Times, May 1999."},{"issue":"12","key":"16_CR3","doi-asserted-by":"publisher","first-page":"1428","DOI":"10.1109\/43.898825","volume":"19","author":"D. McMillen","year":"2000","unstructured":"D. McMillen, M. Butts, R. Composano, D. Hill, T.W. Williams, \u201cAn Industrial View of Electronic Design Automation\u201d, IEEE Transactions on Computer, Vol. 19, No 12, December 2000, pp. 1428\u20131448.","journal-title":"IEEE Transactions on Computer"},{"key":"16_CR4","unstructured":"K. Keutzer, K. Scott, \u201cImproving Cell Library for synthesis\u201d, Proc. Of the International Workshop on Logic Synthesis, 1993."},{"key":"16_CR5","unstructured":"K. Keutzer, K. Kolwicz, M. Lega, \u201cImpact of Library Size on the Quality of Automated Synthesis\u201d, ICCAD 1987, pp. 120\u2013123."},{"key":"16_CR6","unstructured":"P. de Dood, \u201cApproach makes most of synthesis, place and route-Liquid Cell ease the flow\u201d, EETimes, September 10, 2001, Issue: 1183."},{"key":"16_CR7","unstructured":"O. Coudert, \u201cPhysical design closure\u201d \u201cMonterey design system\u201d, Design Automation Conference 2000."},{"key":"16_CR8","unstructured":"P. de Dood, \u201cPutting Automated Libraries into the Flow\u201d, EETimes, May 2001."},{"issue":"8","key":"16_CR9","doi-asserted-by":"publisher","first-page":"1671","DOI":"10.1109\/T-ED.1980.20086","volume":"ED-27","author":"A.D. Lopez","year":"1980","unstructured":"A.D. Lopez, H.S. Law, \u201cA Dense Gate-Matrix Layout for MOS VLSI\u201d, IEEE Transactions on Electron Devices, Vol. ED-27, No. 8, August 1980, pp. 1671\u20131675.","journal-title":"IEEE Transactions on Electron Devices"},{"key":"16_CR10","doi-asserted-by":"crossref","unstructured":"F. Moraes, R. Reis, L. Torres, M. Robert, D. Auvergne, \u201cPre-Layout Performance Prediction For Automatic Macro-Cell Synthesis\u201d, IEEE-ISCAS\u201996, Atlanta (USA), Mai 1996, pp. 814\u2013817.","DOI":"10.1109\/ISCAS.1996.542149"},{"key":"16_CR11","doi-asserted-by":"crossref","unstructured":"P. Abouzeid, R. Leveugle, G. Saucier, R. Jamier, \u201cLogic Synthesis for Automatic Layout\u201d, Proc. Of EUROASIC, pp. 146\u2013151, 1992.","DOI":"10.1109\/EUASIC.1992.228033"},{"key":"16_CR12","first-page":"7.1.1","volume":"2","author":"A. Reis","year":"1997","unstructured":"A. Reis, R. Reis, D. Auvergne, M. Robert, \u201cThe Library Free Technology Mapping Problem\u201d, IWLS, Vol. 2, pp. 7.1.1\u20137.1.5, 1997.","journal-title":"IWLS"},{"key":"16_CR13","doi-asserted-by":"publisher","first-page":"179","DOI":"10.1016\/S0167-9317(97)00176-7","volume":"39","author":"A. Auvergne","year":"1997","unstructured":"A. Auvergne, J.M. Daga, S. Turgis, \u201cPower and delay macro-modeling for submicronic CMOS process: Application to low power design\u201d, Microelectronic engineering, Vol.39, pp. 179\u2013208, Elsevier Science, 1997.","journal-title":"Microelectronic engineering"},{"key":"16_CR14","doi-asserted-by":"crossref","unstructured":"J.M. Daga, D. Auvergne, \u201cA comprehensive delay macro-modeling for submicron CMOS logics\u201d, IEEE Journal of Solid State Circuits, Dec 1998.","DOI":"10.1109\/4.736655"},{"key":"16_CR15","unstructured":"F. Brglez, H. Fujiwara, \u201cA Neutral Netlist of 10 Combinatorial Benchmark Circuits and a Target translator in Fortran\u201d, Int. Symposium on Circuits and Systems, June 1985."},{"issue":"9","key":"16_CR16","doi-asserted-by":"publisher","first-page":"1362","DOI":"10.1109\/81.883331","volume":"47","author":"D. Auvergne","year":"2000","unstructured":"D. Auvergne, J.M. Daga, M. Rezzoug, \u201cSignal transition time effect on CMOS delay evaluation\u201d, IEEE trans. on Circuits and Systems: Fundamental theory and applications, vol.47, n\u00b09, pp.1362\u20131369, Sept.2000.","journal-title":"IEEE trans. on Circuits and Systems: Fundamental theory and applications"},{"key":"16_CR17","doi-asserted-by":"crossref","unstructured":"S. Cremoux, N. Azemard, D. Auvergne, \u201cPath Resizing Based on Incremental Technique\u201d, Proc. of ISCAS98.","DOI":"10.1109\/ISCAS.1998.705219"},{"key":"16_CR18","unstructured":"S. Cremoux, N. Azemard, D. Auvergne, \u201cPath Selection for Delay and Power Performance Optimization\u201d, Proc. of SAME98, pp. 48\u201353, 1998."},{"key":"16_CR19","doi-asserted-by":"crossref","unstructured":"C. M. Fiduccia, R. M. Mattheyses, \u201cA linear-time heuristics for improving network partitions.\u201d, Proceedings of the 19th Design Automation Conference, pages 175\u2013181, 1982.","DOI":"10.1109\/DAC.1982.1585498"},{"key":"16_CR20","unstructured":"M.A. Riepe, K.A. Sakallah, \u201cTransistor level micro-placement and routing for two dimensional digital VLSI cell synthesis\u201d, University of Michigan, Ann Arbor ISPD\u2019 99 Monterey CA USA."},{"issue":"5","key":"16_CR21","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1109\/TC.1981.1675787","volume":"C-30","author":"T. Uehara","year":"1981","unstructured":"T. Uehara, W. van Cleemput, \u201cOptimal Layout of CMOS Functional Arrays\u201d, IEEE Transactions on Computers, Vol. C-30, No. 5, May 1981, pp. 305\u2013312.","journal-title":"IEEE Transactions on Computers"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45716-X_16","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T02:53:54Z","timestamp":1737341634000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45716-X_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441434","9783540457169"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/3-540-45716-x_16","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}