{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:19:31Z","timestamp":1725488371431},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441434"},{"type":"electronic","value":"9783540457169"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-45716-x_19","type":"book-chapter","created":{"date-parts":[[2007,8,2]],"date-time":"2007-08-02T11:57:08Z","timestamp":1186055828000},"page":"188-197","source":"Crossref","is-referenced-by-count":2,"title":["A New Methodology for Efficient Synchronization of RNS-Based VLSI Systems"],"prefix":"10.1007","author":[{"given":"Daniel","family":"Gonz\u00e1lez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Garc\u00eda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Graham A.","family":"Jullien","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Javier","family":"Ram\u00edrez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luis","family":"Parrilla","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Lloris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,8,27]]},"reference":[{"issue":"1","key":"19_CR1","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1109\/4.16303","volume":"24","author":"J. Yuan","year":"1989","unstructured":"J. Yuan and C. Svensson, \u201cHigh-speed CMOS Circuit Technique\u201d, IEEE Journal of Solid State Circuits, vol 24, no. 1, pp. 62\u201370, Jan. 1989.","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"19_CR2","unstructured":"D. W. Bailey and B. J. Benchsneider, \u201cClocking Design and Analysis for a 600-MHz Alpha Microprocessor\u201d, IEEE Journal of Solid State Circuits, vol 33, pp.1627\u20131633, Dec 1998."},{"key":"19_CR3","doi-asserted-by":"publisher","first-page":"395","DOI":"10.1109\/81.296331","volume":"41","author":"P. Ramanathan","year":"1994","unstructured":"P. Ramanathan, A. J. Dupont and K. G. Shin, \u201cClock Distribution in General VLSI Circuits.\u201d IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol 41, no. 5, pp. 395\u2013404, May 1994.","journal-title":"IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications"},{"issue":"2","key":"19_CR4","doi-asserted-by":"publisher","first-page":"167","DOI":"10.1109\/92.766743","volume":"7","author":"J. Yoo","year":"1999","unstructured":"J. Yoo, G. Gopalakrishnan and K. F. Smith, \u201cTiming Constraints for High-speed Counterflow-clocked Pipelining\u201d, IEEE Transactions on VLSI Systems, vol. 7, no. 2, pp. 167\u2013173, Jun. 1999.","journal-title":"IEEE Transactions on VLSI Systems"},{"issue":"2","key":"19_CR5","doi-asserted-by":"publisher","first-page":"155","DOI":"10.1109\/TASSP.1981.1163535","volume":"29","author":"E. B. Hogenauer","year":"1981","unstructured":"E. B. Hogenauer, \u201cAn Economical Class of Digital Filters for Decimation and Interpolation\u201d, IEEE Transactions on Acoustics, Speech and Signal Processing, vol. 29,no. 2, pp. 155\u2013162, Feb. 1981.","journal-title":"IEEE Transactions on Acoustics, Speech and Signal Processing"},{"issue":"1","key":"19_CR6","doi-asserted-by":"publisher","first-page":"115","DOI":"10.1023\/A:1008167323437","volume":"28","author":"U. Meyer-B\u00e4se","year":"2001","unstructured":"U. Meyer-B\u00e4se, A. Garcia and F. J. Taylor, \u201cImplementation of a Communications Channelizer using FPGAs and RNS Arithmetic\u201d, Journal of VLSI Signal Processing, vol. 28, no. 1\/2, pp. 115\u2013128, May 2001.","journal-title":"Journal of VLSI Signal Processing"},{"key":"19_CR7","volume-title":"Residue Arithmetic and Its Applications to Computer Technology","author":"N. S. Szabo","year":"1967","unstructured":"N. S. Szabo and R. I. Tanaka, Residue Arithmetic and Its Applications to Computer Technology, McGraw-Hill, NY, 1967."},{"key":"19_CR8","unstructured":"M. A. Soderstrand, W. K. Jenkins, G. A. Jullien and F. J. Taylor, Residue Number System Arithmetic: Modern Applications in Digital Signal Processing, IEEE Press, 1986."},{"issue":"2","key":"19_CR9","doi-asserted-by":"publisher","first-page":"149","DOI":"10.1109\/81.269051","volume":"41","author":"W. D. Grover","year":"1994","unstructured":"W. D. Grover, \u201cA New Method for Clock Distribution.\u201d IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol 41, no. 2, pp. 149\u2013160, Feb. 1994.","journal-title":"IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications"},{"key":"19_CR10","doi-asserted-by":"crossref","unstructured":"M. A. B. Jackson, A. Srinivasan and E. S. Kuh, \u201cClock Routing for High Performance IC\u2019s\u201d 27 th ACM\/IEEE Design Automation Conference, 1990.","DOI":"10.1145\/123186.123406"},{"key":"19_CR11","doi-asserted-by":"publisher","first-page":"284","DOI":"10.1109\/TC.1983.1676220","volume":"32","author":"D. F. Wann","year":"1983","unstructured":"D. F. Wann and N. A. Franklin, \u201cAsynchronous and Clocked Control Structures for VLSI Based Interconnect Networks\u201d, IEEE Transactions on Computers, vol 32, no.5, pp. 284\u2013293, May 1983.","journal-title":"IEEE Transactions on Computers"},{"key":"19_CR12","doi-asserted-by":"crossref","unstructured":"E. G. Friedman, \u201cClock Distribution Networks in Synchronous Digital Integrated Circuits\u201d. Proceedings of the IEEE, vol. 89, no. 5, pp. 665\u2013692, May 2001.","DOI":"10.1109\/5.929649"},{"issue":"2","key":"19_CR13","doi-asserted-by":"publisher","first-page":"240","DOI":"10.1109\/JSSC.1986.1052510","volume":"21","author":"E. G. Friedman","year":"1986","unstructured":"E. G. Friedman and S. Powell, \u201cDesign and Analysis of an Hierarchical Clock Distribution System for Synchronous Cell\/macrocell VLSI\u201d, IEEE Journal of Solid State Circuits, vol. 21, no. 2, pp., 240\u2013246, Apr. 1986.","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"19_CR14","doi-asserted-by":"publisher","first-page":"869","DOI":"10.1109\/JSSC.1986.1052620","volume":"21","author":"M. Shoji","year":"1986","unstructured":"M. Shoji, \u201cElimination of Process-dependent Clock skew in CMOS VLSI\u201c. IEEE Journal of Solid State Circuits, vol. 21, pp. 869\u2013880, Oct. 1986.","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"19_CR15","unstructured":"MOSIS Process Information, \u201cHewlett Packard AMOS14TB\u201d, http:\/\/www.mosis.org\/technical\/processes\/proc-hp-amos14tb.html"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45716-X_19","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T14:08:21Z","timestamp":1556719701000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45716-X_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441434","9783540457169"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/3-540-45716-x_19","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}