{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:19:37Z","timestamp":1725488377674},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441434"},{"type":"electronic","value":"9783540457169"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-45716-x_21","type":"book-chapter","created":{"date-parts":[[2007,8,2]],"date-time":"2007-08-02T15:57:08Z","timestamp":1186070228000},"page":"209-218","source":"Crossref","is-referenced-by-count":0,"title":["A Technique to Generate CMOS VLSI Flip-Flops Based on Differential Latches"],"prefix":"10.1007","author":[{"given":"Ra\u00fal","family":"Jim\u00e9nez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pilar","family":"Parra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pedro","family":"Sanmart\u00edn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Acosta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,8,27]]},"reference":[{"key":"21_CR1","unstructured":"Tsividis, Y., \u201cMixed Analog-Digital VLSI Design and Technology\u201d. Ed. McGraw-Hill, 1995. ISBN: 0-07-065402-6."},{"key":"21_CR2","doi-asserted-by":"crossref","unstructured":"X. Aragon\u00e8s, J. L. Gonz\u00e1lez and A. Rubio, \u201cAnalysis and Solutions for Switching Noise Coupling in Mixed-Signal ICs\u201d. Kluwer Academic Pubs, 1999.","DOI":"10.1007\/978-1-4757-3013-5"},{"key":"21_CR3","doi-asserted-by":"crossref","unstructured":"Allstot, D. J., Chee, S-H. and Shrivastawa, M.: Folded source-coupled logic vs. CMOS static logic for low-noise mixed-signal ICs. IEEE Transactions on Circuits and Systems I, vol 40, pp 553\u2013563, Sept. 1993.","DOI":"10.1109\/81.244904"},{"key":"21_CR4","doi-asserted-by":"crossref","unstructured":"Jim\u00e9nez, R., Acosta, A.J., Peral\u00edas, E.J. and Rueda, A., \u201cAn application of self-timed circuits to the reduction of switching noise in analog-digital circuits\u201d, in D. Soudris, P. Pirsch and E. Barke (Eds), Springer-Verlag, Lectures Notes in Computer Science, Vol. 1918, (PATMOS\u201900) pp. 295\u2013305. 2000.","DOI":"10.1007\/3-540-45373-3_31"},{"key":"21_CR5","doi-asserted-by":"crossref","unstructured":"Acosta, A.J., Jim\u00e9nez, R., Juan, J., Bellido, M.J. and Valencia, M., \u201cInfluence of clocking strategies on the design of low switching-noise digital and mixed-signal VLSI circuits\u201d, in D. Soudris, P. Pirsch and E. Barke (Eds), Springer-Verlag, Lectures Notes in Computer Science, Vol. 1918, (PATMOS\u201900) pp. 316\u2013326. 2000.","DOI":"10.1007\/3-540-45373-3_33"},{"key":"21_CR6","unstructured":"Jim\u00e9nez, R., Parra, P., Sanmart\u00edn, P. and Acosta, A.J.: \u201cAnalysis of high-performance flip-flops for submicron mixed-signal applications\u201d, International Journal of Analog Integrated Circuits and Signal Processing. Kluwer acad. (accepted)"},{"key":"21_CR7","doi-asserted-by":"crossref","unstructured":"Heller, L.G., Griffin, W.R., Davis, J.W. and Thoma, N.G.: \u201cCascode Voltage Switch Logic: A Differential CMOS Logic Family\u201d, Proc. of the IEEE International Solid-State Circuits Conference, pp. 16\u201317. 1984","DOI":"10.1109\/ISSCC.1984.1156629"},{"key":"21_CR8","doi-asserted-by":"crossref","unstructured":"Gon\u00e7alves, N.F. and De Man, H.J.: \u201cNORA: A Racefree Dynamic CMOS Technique for Pipelined Logic Structure\u201d, IEEE Journal of Solid State Circuits, Vol. 18, pp. 261\u2013266. June 1983.","DOI":"10.1109\/JSSC.1983.1051937"},{"issue":"4","key":"21_CR9","doi-asserted-by":"publisher","first-page":"1013","DOI":"10.1109\/4.354","volume":"23","author":"S.L. Lu","year":"1988","unstructured":"Lu, S.L.: \u201cImplementation of Iterative Networks with CMOS Differential Logic\u201d, IEEE Journal of Solid-State Circuits, Vol. 23, No. 4, pp. 1013\u20131017. August 1988.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"9","key":"21_CR10","doi-asserted-by":"publisher","first-page":"1324","DOI":"10.1109\/4.84952","volume":"26","author":"C.Y. Wu","year":"1991","unstructured":"Wu, C.Y. and Cheng, K.H.: \u201cLatched CMOS Differential Logic (LCDL) for Complex High-Speed VLSI\u201d, IEEE Journal of Solid State Circuits, Vol. 26, No. 9, pp. 1324\u20131328. September 1991.","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"21_CR11","unstructured":"Salomon, O. and Klar, H.: \u201cSelf-Timed Fully Pipeline Multiplier\u201d, IEEE Transaction on Computer Science and Technology, pp. 45\u201355, 1993."},{"issue":"7","key":"21_CR12","doi-asserted-by":"publisher","first-page":"835","DOI":"10.1109\/4.391127","volume":"30","author":"A.J. Acosta","year":"1995","unstructured":"Acosta, A.J., Valencia, M., Barriga, A., Bellido, M.J. and Huertas, J.L.: \u201cSODS: A New CMOS Differential-type Structure\u201d. IEEE Journal of Solid-State Circuits, Vol. 30, No. 7, pp. 835\u2013838. July 1995.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"2","key":"21_CR13","doi-asserted-by":"publisher","first-page":"367","DOI":"10.1109\/JSSC.1986.1052530","volume":"21","author":"T.A. Grotjohn","year":"1986","unstructured":"Grotjohn, T.A. and Hoefflinger, B.: \u201cSample-Set Differential Logic (SSDL) for Complex High-Speed VLSI\u201d, IEEE Journal of Solid State Circuits, Vol. 21, No. 2, pp. 367\u2013369. April 1986.","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"21_CR14","doi-asserted-by":"crossref","unstructured":"Kundan, J. and Rezaul, S.M.: \u201cEhanced Folded Source-Coupled Logic Technique for Low-Voltage Mixed-Signal Integrated Circuits\u201d, IEEE Transc. on Circuits and Systems II, pp. 810\u2013817, August 2000.","DOI":"10.1109\/82.861423"},{"key":"21_CR15","doi-asserted-by":"crossref","unstructured":"Yuan, J. and Svensson, C., \u201cNew single-clock CMOS latches and flip-flops with improved speed and power savings\u201d, IEEE J. Solid-States Circtuis, vol. 32, pp. 62\u201369, Jan. 1997.","DOI":"10.1109\/4.553179"},{"key":"21_CR16","doi-asserted-by":"publisher","first-page":"1703","DOI":"10.1109\/JSSC.1996.542315","volume":"31","author":"J. Montanaro","year":"1996","unstructured":"Montanaro, J., Witek, R.T., Black, A.J., Cooper, E.M., Dobberpuhl, D.W., Donahue, P.M., Eno, J., Hoeppner, G.W., Kruchemyer, D., Lee, T., Lin, P.M., Madden, L., Murray, D., Pearce, M.H., Santhanam, S., Snyder, K.J., Stephany, R. and Thierauf, S.C., \u201cA 160-MHz, 32-b, 0.5 W CMOS RISC microprocessor\u201d, IEEE J. Solid-state Circuits, vol. 31, pp. 1703\u20131714, 1996.","journal-title":"IEEE J. Solid-state Circuits"},{"key":"21_CR17","doi-asserted-by":"crossref","first-page":"1650","DOI":"10.1109\/4.641685","volume":"32","author":"D. Draper","year":"1997","unstructured":"Draper, D., Crowley, M., Holst, J., Favor, G., Schoy, A., Trull, J., Ben-Meir, A., Khanna, R., Wendell, D., Krishna, R., Nolan, J., Mallick, D., Partovi, H., Roberts, M., Johnson, M. and Lee, T., \u201cCircuit Techniques in a 266-MHz MMX-enabled processor\u201d, IEEE J. Solid-State Circuits, vol. 32, pp.1650\u20131664, Nov. 1997.","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"9","key":"21_CR18","doi-asserted-by":"publisher","first-page":"1005","DOI":"10.1109\/12.2252","volume":"37","author":"F.U. Rosemberger","year":"1988","unstructured":"Rosemberger, F.U., Molnar, C.E., Chaney, T.J. and Fang, T.P.: \u201cQ-Modules: Internally Clocked Delay-Insensitive Modules\u201d, IEEE Trans. on Computer, vol. 37, no. 9, pp. 1005\u20131018, September 1988.","journal-title":"IEEE Trans. on Computer"},{"key":"21_CR19","unstructured":"Gerosa, G., Gary, S., Dietz, C., Dac, P., Hoover, K., Alvarez, J., Sanchez, H., Ippolito, P., Tai, N., Litch, S., Eno, J., Golab, J., Vanderschaaf, N. and Kahle, J., \u201cA 2.2 W, 80 MHz supescalar RISC microprocessor\u201d, IEEE J. Solid-State Circuits, vol. 29, pp. 1440\u20131452, Dec. 1994."}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45716-X_21","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T18:08:32Z","timestamp":1556734112000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45716-X_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441434","9783540457169"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/3-540-45716-x_21","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}