{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T05:10:53Z","timestamp":1737349853653,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441434"},{"type":"electronic","value":"9783540457169"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-45716-x_25","type":"book-chapter","created":{"date-parts":[[2007,8,2]],"date-time":"2007-08-02T15:57:08Z","timestamp":1186070228000},"page":"247-257","source":"Crossref","is-referenced-by-count":1,"title":["Structure Independent Representation of Output Transition Time for CMOS Library"],"prefix":"10.1007","author":[{"given":"P.","family":"Maurine","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Azemard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Auvergne","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,8,27]]},"reference":[{"key":"25_CR1","unstructured":"Cadence open book \u201cTiming Library Format References\u201d User guide, v. IC445, 2000."},{"key":"25_CR2","doi-asserted-by":"crossref","unstructured":"P. Maurine, M. Rezzoug, D. Auvergne \u201cOutput transition time modeling of CMOS structures\u201d pp. V\u2013363\u2013V\u2013366, ISCAS 01, Sydney, Australia","DOI":"10.1109\/ISCAS.2001.922060"},{"key":"25_CR3","doi-asserted-by":"crossref","unstructured":"T. Sakurai and A.R. Newton, \u201cAlpha-power model, and its application to CMOS inverter delay and other formulas\u201d, J. of Solid State Circuits vol.25, pp.584\u2013594, April 1990.","DOI":"10.1109\/4.52187"},{"key":"25_CR4","first-page":"627","volume":"25","author":"J.R. Burns","year":"1964","unstructured":"J.R. Burns, \u201cSwitching response of complementary symmetry MOS transistor logic circuits\u201d RCA Review, vol. 25, pp 627\u2013661, 1964.","journal-title":"RCA Review"},{"key":"25_CR5","doi-asserted-by":"crossref","unstructured":"N. Hedenstierna and K.O. Jepson, \u201cCMOS circuit speed and buffer optimization\u201d, IEEE Trans. Computer-Aided Design, vol. 6, pp. 270\u2013281, March 1987.","DOI":"10.1109\/TCAD.1987.1270271"},{"key":"25_CR6","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1109\/81.109241","volume":"39","author":"I. K. Ayman","year":"1992","unstructured":"I. Kayssi Ayman, A. Sakallah Karem, M. Burks Timothy, \u201cAnalytical transient response of CMOS inverters\u201d IEEE Trans. on circuits and Syst. Vol. 39, pp. 42\u201345, 1992","journal-title":"IEEE Trans. on circuits and Syst."},{"key":"25_CR7","doi-asserted-by":"crossref","unstructured":"T. Sakurai and A.R. Newton, \u201cAlpha-power model, and its application to CMOS inverter delay and other formulas\u201d, J. of Solid State Circuits vol. 25, pp. 584\u2013594, April 1990.","DOI":"10.1109\/4.52187"},{"key":"25_CR8","doi-asserted-by":"publisher","first-page":"864","DOI":"10.1109\/4.400428","volume":"30","author":"S. Dutta","year":"1995","unstructured":"Santanu Dutta, Shivaling S. Mahant Shetti, and Stephen L. Lusky, \u201cA Comprehensive Delay Model for CMOS Inverters\u201d J. of Solid State Circuits, vol. 30, no. 8, pp. 864\u2013871, 1995.","journal-title":"J. of Solid State Circuits"},{"issue":"4","key":"25_CR9","doi-asserted-by":"publisher","first-page":"887","DOI":"10.1109\/16.75219","volume":"38","author":"T. Sakurai","year":"1991","unstructured":"T. Sakurai, A. R. Newton \u201cA simple MOSFET model for circuit analysis\u201d IEEE Trans. On electron devices, vol.38, n\u00b04, pp. 887\u2013894, April 1991.","journal-title":"IEEE Trans. On electron devices"},{"issue":"2","key":"25_CR10","doi-asserted-by":"publisher","first-page":"302","DOI":"10.1109\/4.658636","volume":"33","author":"L. Bisdounis","year":"1998","unstructured":"L. Bisdounis, S. Nikolaidis, O. Koufopavlou \u201cAnalytical transient response of propagation delay evaluation of the CMOS inverter for short channel devices\u201d J. of Solid State Circuits vol. 33, n\u00b02, pp. 302\u2013306, Feb.1998.","journal-title":"J. of Solid State Circuits"},{"key":"25_CR11","doi-asserted-by":"crossref","unstructured":"A. Hirata, H. Onodera, K. Tamaru \u201cProposal of a Timing Model for CMOS Logic Gates Driving a CRC \u00b6 load\u201d in proc. of the Int. Conf. On CAD 1998(San Jose), pp 537\u2013544.","DOI":"10.1145\/288548.289083"},{"issue":"9","key":"25_CR12","doi-asserted-by":"publisher","first-page":"1362","DOI":"10.1109\/81.883331","volume":"47","author":"D. Auvergne","year":"2000","unstructured":"D. Auvergne, J. M. Daga, M. Rezzoug, \u201cSignal transition time effect on CMOS delay evaluation\u201d IEEE Trans. on Circuit and Systems-1, vol.47, n\u00b09, pp.1362\u20131369, sept.2000","journal-title":"IEEE Trans. on Circuit and Systems-1"},{"issue":"1","key":"25_CR13","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1109\/4.736655","volume":"34","author":"J. M. Daga","year":"1999","unstructured":"J. M. Daga, D. Auvergne \u201cA comprehensive delay macromodeling for submicron CMOS logics\u201d IEEE J. of Solid State Circuits Vol.34, n\u00b01, pp.42\u201355, 1999.","journal-title":"IEEE J. of Solid State Circuits"},{"key":"25_CR14","doi-asserted-by":"crossref","unstructured":"A. Nabavi-Lishi \u201cInverter Models of CMOS Gates for Supply Current and Delay Evaluation\u201d IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Vol. 13, N\u00b0 10, October 1994.","DOI":"10.1109\/43.317470"},{"key":"25_CR15","unstructured":"J. Meyer \u201cSemiconductor Device Modeling for CAD\u201d Ch. 5, Herskowitz and Schilling ed. mc Graw Hill, 1972."},{"key":"25_CR16","unstructured":"I. Sutherland, B. Sproull, D. Harris \u201cLogical effort: designing fast CMOS circuits\u201d Morgan Kaufmann Publishers."}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45716-X_25","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T02:53:26Z","timestamp":1737341606000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45716-X_25"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441434","9783540457169"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/3-540-45716-x_25","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}