{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:19:06Z","timestamp":1725488346883},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441434"},{"type":"electronic","value":"9783540457169"}],"license":[{"start":{"date-parts":[[2002,1,1]],"date-time":"2002-01-01T00:00:00Z","timestamp":1009843200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-45716-x_26","type":"book-chapter","created":{"date-parts":[[2007,8,2]],"date-time":"2007-08-02T11:57:08Z","timestamp":1186055828000},"page":"258-267","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["A Low Energy Clustered Instruction Memory Hierarchy for Long Instruction Word Processors"],"prefix":"10.1007","author":[{"given":"Murali","family":"Jayapala","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francisco","family":"Barat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pieter Op","family":"de Beeck","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Geert","family":"Deconinck","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Henk","family":"Corporaal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,8,27]]},"reference":[{"key":"26_CR1","doi-asserted-by":"crossref","unstructured":"R. S. Bajwa, et al., \u201cInstruction Buffering to Reduce Power in Processors for Signal Processing\u201d, IEEE Transactions on VLSI systems, vol 5, no 4, Dec 1997.","DOI":"10.1109\/92.645068"},{"key":"26_CR2","unstructured":"N. Bellas, et al., \u201cArchitectural and Compiler Support for Energy Reduction in Memory Hierarchy of High Performance Microprocessors\u201d, ISLPED 1998."},{"key":"26_CR3","doi-asserted-by":"crossref","unstructured":"L. H. Lee, et al., \u201cInstruction Fetch Energy Reduction Using Loop Caches For Applications with Small Tight Loops\u201d, ISLPED 1999.","DOI":"10.1145\/313817.313944"},{"key":"26_CR4","doi-asserted-by":"crossref","unstructured":"M. Jacome, et al., \u201cDesign Challenges for New Application Specific Processors\u201d, Special Issue System Design of Embedded Systems, IEEE Design & Test of Computers, April\u2013June 2000.","DOI":"10.1109\/54.844333"},{"key":"26_CR5","unstructured":"M. Jacome, et al., \u201cExploring Performance Tradeofis for Clustered VLIW ASIPs\u201d, ICCAD, November 2000."},{"key":"26_CR6","unstructured":"Texas Instruments Inc, Technical Report, \u201cTMS3206000 Power Consumption Summary\u201d, \n                    http:\/\/www.ti.com"},{"key":"26_CR7","unstructured":"Texas Instruments Inc, \u201cTMS320C6000 CPU and Instruction Set Reference Guide\u201d, \n                    http:\/\/www.ti.com"},{"key":"26_CR8","unstructured":"M. Jayapala, et al., \u201cLoop Cache (Buffer) Organization: Energy Analysis and Partitioning\u201d, Technical Report K.U.Leuven\/ESAT, 22 Jan 2002."},{"key":"26_CR9","unstructured":"A. Wolfe, et al., \u201cDatapath Design for a VLIW Video Signal Processor\u201d, IEEE Symposium on High-Performance Computer Architecture (HPCA\u201997)."},{"key":"26_CR10","doi-asserted-by":"crossref","unstructured":"S. Kim, et al., \u201cPower-aware Partitioned Cache Architectures\u201d, ISLPED 2001.","DOI":"10.1145\/383082.383095"},{"key":"26_CR11","doi-asserted-by":"crossref","unstructured":"M. Huang, et al., \u201cL1 Data Cache Decomposition for Energy Efficiency\u201d, ISLPED 2001.","DOI":"10.1145\/383082.383086"},{"key":"26_CR12","unstructured":"Trimaran, An Infrastructure for Research in Instruction-Level Parallelism, 1999. \n                    http:\/\/www.trimaran.org"},{"key":"26_CR13","unstructured":"Ching-Long Su, et al., \u201cCache Design Trade-offs for Power and Performance Optimization: A Case Study\u201d, ISLPED 1995."},{"key":"26_CR14","unstructured":"L. Nachtergaele, V. Tiwari and N. Dutt, \u201cSystem and Architectural-Level Power Reduction of Microprocessor-based Communication and Multimedia Applications\u201d, ICCAD 2000."},{"key":"26_CR15","doi-asserted-by":"crossref","unstructured":"D. Brooks, et al., \u201cWattch: A Framework for Architectural-Level Power Analysis and Optimizations\u201d, ISCA 2000.","DOI":"10.1145\/339647.339657"},{"issue":"5","key":"26_CR16","doi-asserted-by":"publisher","first-page":"677","DOI":"10.1109\/4.509850","volume":"31","author":"S.J.E. Wilton","year":"1996","unstructured":"S.J.E. Wilton and N.P. Jouppi, \u201cCACTI: an enhanced cache access and cycle time model\u201d, IEEE Journal of Solid-State Circuits, 31(5):677\u2013688, 1996.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"26_CR17","unstructured":"P. Petrov and A. Orailoglu, \u201cPower Efficient Embedded Processor IPs through Application-Specific Tag Compression in Data Caches\u201d, Design and Test in Europe Conf (DATE), April 2002."}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45716-X_26","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T09:47:59Z","timestamp":1558259279000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45716-X_26"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441434","9783540457169"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/3-540-45716-x_26","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]},"assertion":[{"value":"27 August 2002","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}