{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T05:10:51Z","timestamp":1737349851063,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441434"},{"type":"electronic","value":"9783540457169"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-45716-x_3","type":"book-chapter","created":{"date-parts":[[2007,8,2]],"date-time":"2007-08-02T15:57:08Z","timestamp":1186070228000},"page":"25-34","source":"Crossref","is-referenced-by-count":4,"title":["Performance Comparison of VLSI Adders Using Logical Effort"],"prefix":"10.1007","author":[{"given":"Hoang Q.","family":"Dao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vojin G.","family":"Oklobdzija","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,8,27]]},"reference":[{"key":"3_CR1","unstructured":"I. Sutherland, B. Sproull, D. Harris, \u201cLogical Effort: Designing Fast CMOS Circuits,\u201d Morgan Kaufmann Publisher, 1999."},{"key":"3_CR2","doi-asserted-by":"crossref","unstructured":"V. G. Oklobdzija, E. R. Barnes, \u201cSome Optimal Schemes for ALU Implementation in VLSI Technology\u201d, Proceedings of 7th Symposium on Computer Arithmetic, June 4\u20136, 1985, University of Illinois, Urbana, Illinois.","DOI":"10.1109\/ARITH.1985.6158969"},{"key":"3_CR3","unstructured":"A. Farooqui, V. G. Oklobdzija, \u201cMultiplexer Based Adder for Media Signal Processing,\u201d 1998 Symposium on Circuits and Systems."},{"key":"3_CR4","doi-asserted-by":"crossref","unstructured":"A. Naini, D. Bearden, W. Anderson, \u201cA 4.5nS 96-b CMOS Adder Design\u201d, in Proc. CICC, Feb. 1992, pp. 25.5.1\u201325.5.4.","DOI":"10.1109\/CICC.1992.591841"},{"key":"3_CR5","doi-asserted-by":"crossref","unstructured":"S. K. Mathew et al., \u201cSub-500ps 64-b ALUs in 0.18\u03bcm SOI\/Bulk CMOS: Design and Scaling Trends,\u201d Journal of Solid-State Circuits, Nov. 2001.","DOI":"10.1109\/4.962283"},{"key":"3_CR6","doi-asserted-by":"crossref","unstructured":"T. Han, D. A. Carlson, \u201cFast Area-Efficient VLSI Adders,\u201d 8th IEEE Symposium on Computer Arithmetic, Como, Italy, pp. 49\u201356, May 1987.","DOI":"10.1109\/ARITH.1987.6158699"},{"issue":"8","key":"3_CR7","doi-asserted-by":"publisher","first-page":"786","DOI":"10.1109\/TC.1973.5009159","volume":"C-22","author":"P. M. Kogge","year":"1973","unstructured":"P. M. Kogge, H. S. Stone, \u201cA Parallel Algorithms for the Efficient Solution of a General Class of Recurrence Equations\u201d, IEEE Transactions on Computers, Vol. C-22, No 8, Aug.1973. p. 786\u201393.","journal-title":"IEEE Transactions on Computers"},{"key":"3_CR8","unstructured":"J. Park et al., \u201c470ps 64-Bit Parallel Binary Adder,\u201d 2000 Symposium on VLSI Circuits Digest of Technical Papers."},{"issue":"3","key":"3_CR9","doi-asserted-by":"publisher","first-page":"156","DOI":"10.1147\/rd.252.0156","volume":"25","author":"H. Ling","year":"1981","unstructured":"H. Ling, \u201cHigh Speed Binary Adder\u201d, IBM Journal of Research and Development, Vol. 25, No 3, May 1981, p. 156.","journal-title":"IBM Journal of Research and Development"},{"key":"3_CR10","doi-asserted-by":"crossref","unstructured":"Naffziger, S., \u201cA Sub-Nanosecond 0.5 um 64 b Adder Design\u201d, 1996 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, San Francisco, February 8\u201310, 1996. p. 362\u20133.","DOI":"10.1109\/ISSCC.1996.488718"},{"issue":"3","key":"3_CR11","doi-asserted-by":"crossref","first-page":"260","DOI":"10.1109\/TC.1982.1675982","volume":"31","author":"R. P. Brent","year":"1982","unstructured":"R. P. Brent, H. T. Kung, \u201cA Regular Layout for Parallel Adders,\u201d IEEE Trans., C-31(3), pp. 260\u2013264, Mar 1982.","journal-title":"IEEE Trans., C"},{"key":"3_CR12","unstructured":"H. Q. Dao, V. G. Oklobdzija, \u201cApplication of Logical Effort Techniques for Speed Optimization and Analysis of Representative Adders,\u201d 35th Annual Asilomar Conference on Signals, Systems and Computers, Pacific Grove, California, November 4\u20137, 2001."},{"key":"3_CR13","doi-asserted-by":"crossref","unstructured":"V. G. Oklobdzija, \u201cHigh-Performance System Design: Circuits and Logic\u201d, IEEE Press, 1999.","DOI":"10.1109\/9780470544846"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45716-X_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T02:53:22Z","timestamp":1737341602000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45716-X_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441434","9783540457169"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/3-540-45716-x_3","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}