{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T03:10:30Z","timestamp":1737342630861,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441434"},{"type":"electronic","value":"9783540457169"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-45716-x_31","type":"book-chapter","created":{"date-parts":[[2007,8,2]],"date-time":"2007-08-02T15:57:08Z","timestamp":1186070228000},"page":"314-322","source":"Crossref","is-referenced-by-count":1,"title":["Offine Data Profiling Techniques to Enhance Memory Compression in Embedded Systems"],"prefix":"10.1007","author":[{"given":"Luca","family":"Benini","sequence":"first","affiliation":[]},{"given":"Alberto","family":"Macii","sequence":"additional","affiliation":[]},{"given":"Enrico","family":"Macii","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,8,27]]},"reference":[{"key":"31_CR1","doi-asserted-by":"crossref","unstructured":"J. Rabaey, \u201cAddressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design,\u201d DAC-38, pp. 667\u2013672, Las Vegas, NV, June 2001.","DOI":"10.1145\/378239.379045"},{"issue":"1","key":"31_CR2","doi-asserted-by":"publisher","first-page":"95","DOI":"10.1145\/129617.129622","volume":"35","author":"S. Bunton","year":"1992","unstructured":"S. Bunton, G. Borriello, \u201cPractical Dictionary Management for Hardware Data Compression,\u201d Communications of the ACM, Vol. 35, No. 1, pp. 95\u2013104, 1992.","journal-title":"Communications of the ACM"},{"key":"31_CR3","doi-asserted-by":"crossref","unstructured":"B. Abali, et al., \u201cPerformance of Hardware Compressed Main Memory,\u201d HP Journal, pp. 73\u201381, 2001.","DOI":"10.1109\/HPCA.2001.903253"},{"key":"31_CR4","unstructured":"J.-S. Lee, W.-K. Hong, S.-D. Kim, \u201cDesign and Evaluation of a Selective Compressed Memory System,\u201d ICCD-99, pp. 184\u2013191, Austin, TX, October 1999."},{"key":"31_CR5","doi-asserted-by":"crossref","unstructured":"H. Lekatsas, J. Henkel, W. Wolf, \u201cCode Compression for Low Power Embedded Systems,\u201d DAC-37, Los Angeles, CA, pp. 294\u2013299, June 2000.","DOI":"10.1145\/337292.337423"},{"key":"31_CR6","doi-asserted-by":"crossref","unstructured":"L. Benini, A. Macii, A. Nannarelli, \u201cCached-Code Compression for Energy Minimization in Embedded Processors,\u201d ISLPED-01, Huntington Beach, CA, pp. 322\u2013327, August 2001.","DOI":"10.1145\/383082.383177"},{"key":"31_CR7","doi-asserted-by":"crossref","unstructured":"Y. Yoshida, B.-Y. Song, H. Okuhata, T. Onoye, I. Shirakawa, \u201cAn Object Code Compression Approach to Embedded Processors,\u201d ISLPED-97, Monterey, CA, pp. 265\u2013268, August 1997.","DOI":"10.1145\/263272.263349"},{"key":"31_CR8","doi-asserted-by":"crossref","unstructured":"L. Benini, A. Macii, E. Macii, M. Poncino, \u201cSelective Instruction Compression for Memory Energy Reduction in Embedded Systems,\u201d ISLPED-99, San Diego, CA, pp. 206\u2013211, August 1999.","DOI":"10.1145\/313817.313927"},{"key":"31_CR9","doi-asserted-by":"crossref","unstructured":"L. Benini, D. Bruni, A. Macii, E. Macii, \u201cHardware-Assisted Data Compression for Energy Minimization in Systems with Embedded Processors,\u201d DATE-02, pp. 449\u2013453, Paris, France, March 2002.","DOI":"10.1109\/DATE.2002.998312"},{"key":"31_CR10","doi-asserted-by":"crossref","unstructured":"L. Benini, D. Bruni, B. Ricc\u00f2, A. Macii, E. Macii, \u201cAn Adaptive Data Compression Scheme for Memory Traffic Minimization in Processor-Based Systems,\u201d ISCAS-02, pp. IV\u2013866\u2013IV\u2013869, Scottsdale, AZ, May 2002.","DOI":"10.1109\/ISCAS.2002.1010595"},{"key":"31_CR11","unstructured":"C-S. Ding, C-T. Hsieh, Q. Wu, M. Pedram, \u201cStratified Random Sampling for Power Estimation,\u201d ICCAD-96, pp. 577\u2013582, San Jose, CA, November 1996."},{"issue":"3","key":"31_CR12","doi-asserted-by":"publisher","first-page":"417","DOI":"10.1109\/92.929576","volume":"9","author":"A. Macii","year":"2001","unstructured":"A. Macii, E. Macii, M. Poncino, R. Scarsi, \u201cStream Synthesis for Efficient Power Simulation Based on Spectral Transforms,\u201d IEEE Transactions on VLSI Systems, Vol. 9, No. 3, pp. 417\u2013426, June 2001.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"31_CR13","unstructured":"D. C. Burger, T. M. Austin, S. Bennett, Evaluating Future Microprocessors \u2014 The Simplescaler Toolset, Tech. Rep. 1308, Univ. of Wisconsin, Dept. of CS, 1996."},{"key":"31_CR14","unstructured":"J. Davis II, et al., Overview of the Ptolemy Project, Tech. Rep. UCB\/ERL No. M99\/37, Univ. of California, Dept. of EECS, 1999."}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45716-X_31","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T02:53:16Z","timestamp":1737341596000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45716-X_31"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441434","9783540457169"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/3-540-45716-x_31","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}