{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T14:11:38Z","timestamp":1761487898314,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441434"},{"type":"electronic","value":"9783540457169"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-45716-x_36","type":"book-chapter","created":{"date-parts":[[2007,8,2]],"date-time":"2007-08-02T15:57:08Z","timestamp":1186070228000},"page":"363-370","source":"Crossref","is-referenced-by-count":25,"title":["Low-Power FSMs in FPGA: Encoding Alternatives"],"prefix":"10.1007","author":[{"given":"G.","family":"Sutter","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Todorovich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Lopez-Buedo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Boemo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,8,27]]},"reference":[{"key":"36_CR1","doi-asserted-by":"crossref","unstructured":"S. Lopez-Buedo, J. Garrido and E. Boemo, Thermal Testing on Reconfigurable Computers, IEEE Design & Test of Computers, pp.84\u201390, January-March 2000.","DOI":"10.1109\/54.825679"},{"key":"36_CR2","doi-asserted-by":"crossref","unstructured":"X. Wu, M. Pedram, and L. Wang, Multi-code state assignment for low power design, IEEE Proceedings-Circuits, Devices and Systems, Vol.147, No.5, pp.271\u2013275, Oct. 2000.","DOI":"10.1049\/ip-cds:20000671"},{"issue":"9","key":"36_CR3","first-page":"905","volume":"9","author":"T. Villa","year":"1990","unstructured":"T. Villa, A. Sangiovanni-Vincentelli, \u201cNOVA: State assignment for finite state machines for optimal two-level logic implementation\u201d, IEEE TCAD, Vol.9-9, p.905, Sept. 1990.","journal-title":"IEEE TCAD"},{"issue":"December","key":"36_CR4","doi-asserted-by":"crossref","first-page":"1290","DOI":"10.1109\/43.16807","volume":"7","author":"S. Devadas","year":"1988","unstructured":"Devadas, S., Ma, H., Newton, A., and Sangiovanni-Vincentelli, A. 1988. MUSTANG: State assignment of finite state machines targeting multilevel logic implementations. IEEE Trans. Computer-Aided Design 7, 12 (December), 1290\u20131300.","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"36_CR5","unstructured":"B. Lin and A.R. Newton. Synthesis of Multiple Level Logic from Symbolic High-Level Description Languages. In Proc. of Internat. Conf.on VLSI, pages 187\u2013196, August 1989."},{"key":"36_CR6","series-title":"Tech. Report Mem.","volume-title":"SIS: A System for Sequential Circuit Synthesis","author":"E. Sentovich","year":"1992","unstructured":"E. Sentovich, K. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, P. Stephan, R. Brayton, and A. Sangiovanni-Vincentelli. SIS: A System for Sequential Circuit Synthesis. Tech. Report Mem. No. UCB\/ ERL M92\/41, Univ. of California, Berkeley, 1992."},{"key":"36_CR7","doi-asserted-by":"crossref","unstructured":"C-Y Tsui, M. Pedram, A. M. Despain, Exact and Approximate Methods for Calculating Signal and Transition Probabilities in FSMs, 31st Design Aut. Conf., pp. 18\u201323, 1994.","DOI":"10.1145\/196244.196255"},{"issue":"3","key":"36_CR8","doi-asserted-by":"publisher","first-page":"258","DOI":"10.1109\/4.364440","volume":"30","author":"L. Benini","year":"1995","unstructured":"L. Benini and G. De Micheli. State Assignment for Low Power Dissipation. IEEE Journ. of Solid State Circuits, Vol. 30, No. 3, pp. 258\u2013268, March 1995.","journal-title":"IEEE Journ. of Solid State Circuits"},{"key":"36_CR9","doi-asserted-by":"crossref","unstructured":"Winfried N\u00f6th and Reiner Kolla. Spanning Tree Based State Encoding for Low Power Dissipation. In Proc of Date99, pp 168\u2013174, Munich, Germany, March 1999.","DOI":"10.1145\/307418.307482"},{"key":"36_CR10","unstructured":"Xilinx software manual, Synthesis and Simulation Design Guide: Encoding State. Xilinx inc, 2000"},{"key":"36_CR11","unstructured":"Bob Lisanke. \u201cLogic synthesis and optimization benchmarks\u201d. Technical report, MCNC, Research Triangle Park, North Carolina, December 1988."},{"key":"36_CR12","doi-asserted-by":"crossref","unstructured":"G.D. Hachtel, J.-K. Rho, F. Somenzi, and R. Jacoby. Exact and Heuristic Algorithms for the Minimization of Incompletely Specified State Machines. In Proc. of the European Conference on Design Automation, pages 184\u2013191, Amsterdam, Holland, Feb 1991.","DOI":"10.1109\/EDAC.1991.206387"},{"key":"36_CR13","unstructured":"Tektronix inc., \u201cTLA 700 Series Logic Analyzer User Manual, available at http:\/\/www.tektronix.com ."},{"key":"36_CR14","unstructured":"E. Todorovich, G. Sutter, N. Acosta, E. Boemo and S. L\u00f3pez-Buedo, End-user low-power alternatives at topological and physical levels. Some examples on FPGAs, Proc. DCIS\u20192000, Montpellier, France, November 2000."},{"key":"36_CR15","unstructured":"J. Alcalde, J. Rius and J. Figueras, Experimental techniques to measure current, power and energy in CMOS integrated circuits, Proc. DCIS\u201900, Montpellier, France, Nov. 2000."},{"key":"36_CR16","unstructured":"L. Meng\u00edbar, M. Garc\u00eda, D. Mart\u00edn, and L. Entrena, Experiments in FPGA Characterization for Low-power Design, Proc. DCIS\u201999, Palma de Mallorca, 1999."},{"key":"36_CR17","doi-asserted-by":"crossref","unstructured":"Chi-Ying Tsui, Massoud Pedram, Chih-Ang Chen, and Alvin Despain, Low Power State Assignment Targeting Two-and Multi-level Logic Implementations, Proceedings of ACM\/IEEE International Conf. of Computer-Aided Design, pp. 82\u201387, November 1994","DOI":"10.1109\/ICCAD.1994.629748"},{"key":"36_CR18","unstructured":"M. Mart\u00ednez, M. J. Avedillo, J. M. Quintana, M. Koegst, ST. Rulke, and H. Susse: Low Power State Assignment Algorithm, Proc. Design of Circuits and Integrated Systems Conf. (DCIS\u201900), pp. 181\u2013187, 2000."}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45716-X_36","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T02:53:49Z","timestamp":1737341629000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45716-X_36"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441434","9783540457169"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/3-540-45716-x_36","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}