{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T03:10:33Z","timestamp":1737342633976,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441434"},{"type":"electronic","value":"9783540457169"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-45716-x_40","type":"book-chapter","created":{"date-parts":[[2007,8,2]],"date-time":"2007-08-02T15:57:08Z","timestamp":1186070228000},"page":"400-408","source":"Crossref","is-referenced-by-count":1,"title":["Efficient and Fast Current Curve Estimation of CMOS Digital Circuits at the Logic Level"],"prefix":"10.1007","author":[{"given":"Paulino","family":"Ruiz-de-Clavijo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jorge","family":"Juan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manuel J.","family":"Bellido","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alejandro","family":"Mill\u00e1n","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Guerrero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,8,27]]},"reference":[{"issue":"12","key":"40_CR1","doi-asserted-by":"publisher","first-page":"1746","DOI":"10.1109\/4.104165","volume":"26","author":"B.P. Brandt","year":"1991","unstructured":"Brandt, B.P., Wooley, B.A.: A 50-MHz Multibit Sigma-Delta Modulator for 12-b 2-MHz A\/D Conversion IEEE Journal of Solid-State Circuits 26(12) (December 1991) 1746\u20131756","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"9","key":"40_CR2","doi-asserted-by":"publisher","first-page":"553","DOI":"10.1109\/81.244904","volume":"40","author":"D.J. Allstot","year":"1993","unstructured":"Allstot, D.J., Chee, S., Kiaie, S., SHrivastawa: Folded Source-coupled Logic vs. CMOS Static Logic for Low-Noise Mixed-Signal ICs\u2019 IEEE Tr. on Circuits and Systems-I 40(9) (September 1993) 553\u2013563","journal-title":"IEEE Tr. on Circuits and Systems-I"},{"issue":"7","key":"40_CR3","doi-asserted-by":"publisher","first-page":"872","DOI":"10.1109\/81.774239","volume":"46","author":"J.L. Gonzalez","year":"1999","unstructured":"Gonzalez, J.L., Rubio, A.: Low Delta-I noise CMOS Circuits Based on Differential Logic and Current Limiters IEEE Transactions on Circuits and Systems I 46(7) (July 1999) 872\u2013876","journal-title":"IEEE Transactions on Circuits and Systems I"},{"issue":"6","key":"40_CR4","first-page":"1588","volume":"25","author":"A.J. Acosta","year":"1990","unstructured":"Acosta, A.J., Parra, P., Valencia, P.: Reduction of Switching Noise in Digital CMOS Circuits by pin swapping of Library Cells. Power and Timing Modeling, Optimization PATMOS\u20192001 25(6) (December 1990) 1588\u20131590","journal-title":"Power and Timing Modeling, Optimization PATMOS\u20192001"},{"key":"40_CR5","doi-asserted-by":"crossref","unstructured":"Aragones, X., Gonzalez, J.L., Rubio, A.: Analysis and Solutions for Switching Noise Coupling in Mixed-Signal ICs. Kluwer Academic Publishers, (1999)","DOI":"10.1007\/978-1-4757-3013-5"},{"key":"40_CR6","doi-asserted-by":"crossref","unstructured":"Heijningen, M., Badaroglu, M., Donnay, S., Engels, M., Bolsens, I.: High-Level Simulation of Substrate Noise Generation Including Power Supply Noise Coupling. 37th Design Automation Conference (DAC), Los Angeles (USA), (June 2000)","DOI":"10.1145\/337292.337539"},{"key":"40_CR7","unstructured":"Ruiz-de-Clavijo, P., Juan, J., Bellido, M. J., Acosta, A. J., Valencia, M.: HALOTIS: High Accuracy Logic Timing Simulator with Inertial and Degradation Delay Model. Design, Automation and Test in Europe (DATE) Conference and Exhibition, Munich (Germany), (March 2001)"},{"key":"40_CR8","doi-asserted-by":"crossref","unstructured":"Bellido-Diaz, M. J., Juan-Chico, J., Acosta, A. J., Valencia, M., Huertas, J. L.: Logical modelling of delay degradation effect in static CMOS gates. IEE Proc. Circuits Devices and Systems 147(2) (April 2000) 107\u2013117","DOI":"10.1049\/ip-cds:20000197"},{"key":"40_CR9","doi-asserted-by":"crossref","unstructured":"Juan-Chico, J., Ruiz-de-Clavijo, P., Bellido, M. J., Acosta, A. J., Valencia, M.: Inertial and degradation delay model for CMOS logic gates. In Proc. IEEE International Symposium on Circuits and Systems (ISCAS), Geneva, (May 2000) I-459\u2013462","DOI":"10.1109\/ISCAS.2000.857130"},{"key":"40_CR10","doi-asserted-by":"crossref","unstructured":"Juan-Chico, J., Ruiz-de-Clavijo, P., Bellido, M. J., Acosta, A. J., Valencia, M.: Degradation delay model extension to CMOS gates. In Proc. Power and Timing Modelling, Optimization and Simulation (PATMOS) (September 2000) 149\u2013158","DOI":"10.1007\/3-540-45373-3_15"},{"key":"40_CR11","doi-asserted-by":"crossref","unstructured":"Juan-Chico, J., Bellido, M. J., Ruiz-de-Clavijo, P., Baena, C., Valencia, M.: AUTODDM: AUTOmatic characterization tool for the Delay Degradation Model. In Proc. 8th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Malta, (September 2001) 1631\u20131634","DOI":"10.1109\/ICECS.2001.957531"},{"key":"40_CR12","doi-asserted-by":"crossref","unstructured":"Baena, C., Juan-Chico, J., Bellido M.J., Ruiz-de-Clavijo P., Jimenez, C.J., Valencia, M.: Simulation-driven switching activity evaluation of CMOS digital circuits. In Proc. XVI Conference on Design of Circuits and Integrated Systems (DCIS), Porto, (November 2001) 608\u2013612","DOI":"10.1049\/el:20010389"},{"key":"40_CR13","unstructured":"Unger, S.H.: The Essence of Logic Circuits. Prentice-Hall International, Inc. 1989."}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45716-X_40","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T02:53:00Z","timestamp":1737341580000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45716-X_40"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441434","9783540457169"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/3-540-45716-x_40","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}