{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:19:40Z","timestamp":1725488380453},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441434"},{"type":"electronic","value":"9783540457169"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-45716-x_42","type":"book-chapter","created":{"date-parts":[[2007,8,2]],"date-time":"2007-08-02T11:57:08Z","timestamp":1186055828000},"page":"419-428","source":"Crossref","is-referenced-by-count":1,"title":["Minimizing Spurious Switching Activities in CMOS Circuits"],"prefix":"10.1007","author":[{"given":"Artur","family":"Wr\u00f3blewski","sequence":"first","affiliation":[]},{"given":"Florian","family":"Auernhammer","sequence":"additional","affiliation":[]},{"given":"Josef A.","family":"Nossek","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,8,27]]},"reference":[{"issue":"6","key":"42_CR1","doi-asserted-by":"publisher","first-page":"665","DOI":"10.1109\/43.503935","volume":"15","author":"M. Borah","year":"1996","unstructured":"M. Borah, R. M. Owens, and M. J. Irwin. Transistor Sizing for Low Power CMOS Circuits. IEEE Trans. on Computer-Aided Design, 15(6):665\u2013671, June 1996.","journal-title":"IEEE Trans. on Computer-Aided Design"},{"unstructured":"J. P. Fishburn and A. E. Dunlop. TILOS: A Posynomial Programming Approach to Transistor Sizing. Proc. ICCAD, pages 326\u2013328, 1985.","key":"42_CR2"},{"issue":"3","key":"42_CR3","doi-asserted-by":"publisher","first-page":"236","DOI":"10.1109\/43.46799","volume":"9","author":"B. Hoppe","year":"1990","unstructured":"B. Hoppe, G. Neuendorf, D. Schmitt-Landsiedel, and W. Specks. Optimization of High-Speed CMOS Logic Circuits with Analytical Models for Signal Delay, Chip Area, and Dynamic Power Dissipation. IEEE Trans. on Computer-Aided Design, 9(3):236\u2013247, March 1990.","journal-title":"IEEE Trans. on Computer-Aided Design"},{"doi-asserted-by":"crossref","unstructured":"J. Kim S. Kim and S.-Y. Hwang. Nwe Path Balancing Algorithm for Glitch Power Reduction. IEE Proc.-Circuit Devicers Syst., Vol. 148, June 2001.","key":"42_CR4","DOI":"10.1049\/ip-cds:20010343"},{"doi-asserted-by":"crossref","unstructured":"T. Sakuta, W. Lee, and P. T. Balsara. Delay Balanced Multipliers for Low Power\/Low Voltage DSP Core. IEEE Symp. on Low Power Electronics, pages 36\u201337, October 1995.","key":"42_CR5","DOI":"10.1109\/LPE.1995.482454"},{"unstructured":"S. Trimberger. Automated Performance Optimization of Custom Integrated Circuits. Proc. Int. Symp. on Circuits and Systems, pages 194\u2013197, 1983.","key":"42_CR6"},{"doi-asserted-by":"crossref","unstructured":"A. Wr\u00f3blewski, C.V. Schimpfle, and J. A. Nossek. Automated Transistor Sizing Algorithm For Minimizing Spurious Switching Activities in CMOS Circuits. Proc. IEEE Int. Symp. on Circuits and Systems, ISCAS\u20192000, Geneva 2000 IEEE.","key":"42_CR7","DOI":"10.1109\/ISCAS.2000.856054"},{"doi-asserted-by":"crossref","unstructured":"A. Wr\u00f3blewski, Otto Schumacher, C.V. Schimpfle, and J. A. Nossek. Minimizing Gate Capacitances With Transistor Sizing. Proc. IEEE Int. Symp. on Circuits and Systems, ISCAS\u20192001, Sydney 2001 IEEE.","key":"42_CR8","DOI":"10.1109\/ISCAS.2001.922203"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45716-X_42","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T14:08:32Z","timestamp":1556719712000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45716-X_42"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441434","9783540457169"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/3-540-45716-x_42","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}