{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T03:10:31Z","timestamp":1737342631251,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441434"},{"type":"electronic","value":"9783540457169"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-45716-x_48","type":"book-chapter","created":{"date-parts":[[2007,8,2]],"date-time":"2007-08-02T15:57:08Z","timestamp":1186070228000},"page":"477-486","source":"Crossref","is-referenced-by-count":3,"title":["Characterization of Normal Propagation Delay for Delay Degradation Model (DDM)"],"prefix":"10.1007","author":[{"given":"Alejandro","family":"Mill\u00e1n","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jorge","family":"Juan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manuel J.","family":"Bellido","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paulino","family":"Ruiz-de-Clavijo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Guerrero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,8,27]]},"reference":[{"issue":"2","key":"48_CR1","doi-asserted-by":"publisher","first-page":"302","DOI":"10.1109\/4.658636","volume":"33","author":"L. Bisdounis","year":"1998","unstructured":"Bisdounis, L., Nikolaidis, S., Koufopavlou, O.: Analytical transient response and propagation delay evaluation of the CMOS inverter for short-channel devices. IEEE Journal of Solid-State Circuits 33(2) (February 1998) 302\u2013306","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"48_CR2","doi-asserted-by":"crossref","unstructured":"Daga, J. M., Auvergne, D.: A comprehensive delay macro modeling for submicrometer CMOS logics. IEEE Journal of Solid-State Circuits 34(1) (January 1999)","DOI":"10.1109\/4.736655"},{"issue":"5","key":"48_CR3","doi-asserted-by":"publisher","first-page":"302","DOI":"10.1109\/82.227370","volume":"40","author":"A. I. Kayssi","year":"1993","unstructured":"Kayssi, A. I., Sakallah, K. A., Mudge, T. N.: The impact of signal transition time on path delay computation. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing 40(5) (May 1993) 302\u2013309","journal-title":"IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing"},{"issue":"6","key":"48_CR4","doi-asserted-by":"publisher","first-page":"1588","DOI":"10.1109\/4.62196","volume":"25","author":"D. Auvergne","year":"1990","unstructured":"Auvergne, D., Azemard, N., Deschacht, D., Robert, M.: Input waveform slope effects in CMOS delays. IEEE Journal of Solid-State Circuits 25(6) (December 1990) 1588\u20131590","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"48_CR5","doi-asserted-by":"publisher","first-page":"683","DOI":"10.1016\/0165-6074(92)90387-M","volume":"35","author":"E. Melcher","year":"1992","unstructured":"Melcher, E., Rothig, W., Dana, M.: Multiple input transitions in CMOS gates. Microprocessing and Microprogramming 35, North Holland, (1992) 683\u2013690","journal-title":"Microprocessing and Microprogramming"},{"key":"48_CR6","doi-asserted-by":"crossref","unstructured":"Bellido-Diaz, M. J., Juan-Chico, J., Acosta, A. J., Valencia, M., Huertas, J. L.: Logical modelling of delay degradation effect in static CMOS gates. IEE Proc. Circuits Devices and Systems 147(2) (April 2000) 107\u2013117","DOI":"10.1049\/ip-cds:20000197"},{"key":"48_CR7","doi-asserted-by":"crossref","unstructured":"Juan-Chico, J., Ruiz-de-Clavijo, P., Bellido, M. J., Acosta, A. J., Valencia, M.: Inertial and degradation delay model for CMOS logic gates. In Proc. IEEE International Symposium on Circuits and Systems (ISCAS), Geneva, (May 2000) I-459\u2013462","DOI":"10.1109\/ISCAS.2000.857130"},{"key":"48_CR8","doi-asserted-by":"crossref","unstructured":"Juan-Chico, J., Ruiz-de-Clavijo, P., Bellido, M. J., Acosta, A. J., Valencia, M.: Degradation delay model extension to CMOS gates. In Proc. Power and Timing Modelling, Optimization and Simulation (PATMOS) (September 2000) 149\u2013158","DOI":"10.1007\/3-540-45373-3_15"},{"key":"48_CR9","doi-asserted-by":"crossref","unstructured":"Juan-Chico, J., Bellido, M. J., Ruiz-de-Clavijo, P., Baena, C., Valencia, M.: AUTODDM: AUTOmatic characterization tool for the Delay Degradation Model. In Proc. 8th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Malta, (September 2001) 1631\u20131634","DOI":"10.1109\/ICECS.2001.957531"},{"key":"48_CR10","unstructured":"Ruiz-de-Clavijo, P., Juan, J., Bellido, M. J., Acosta, A. J., Valencia, M.: HALOTIS: High Accuracy Logic Timing Simulator with Inertial and Degradation Delay Model. Design, Automation and Test in Europe (DATE) Conference and Exhibition, Munich (Germany), (March 2001)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45716-X_48","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T02:52:37Z","timestamp":1737341557000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45716-X_48"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441434","9783540457169"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/3-540-45716-x_48","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}