{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:19:14Z","timestamp":1725488354146},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441434"},{"type":"electronic","value":"9783540457169"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-45716-x_5","type":"book-chapter","created":{"date-parts":[[2007,8,2]],"date-time":"2007-08-02T15:57:08Z","timestamp":1186070228000},"page":"45-54","source":"Crossref","is-referenced-by-count":0,"title":["Impact of Technology in Power-Grid-Induced Noise"],"prefix":"10.1007","author":[{"given":"Juan-Antonio","family":"Carballo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sani R.","family":"Nassif","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,8,27]]},"reference":[{"key":"5_CR1","doi-asserted-by":"crossref","unstructured":"G. Bai and B. Static Timing Analysis Including Power Supply Noise Effect on Propagation Delay in VLSI Circuits. In Proc. Design Automation Conference, pages 295\u2013300, Las Vegas, NV, June 2001.","DOI":"10.1145\/378239.378489"},{"key":"5_CR2","doi-asserted-by":"crossref","unstructured":"K. Gala, V. Zolotov, R. Panda, B. Young, J. Wang, and D. Blaauw.On chip inductance modeling and analysis. In Proc. Design Automation Conference, Los Angeles, CA,June 2000.","DOI":"10.1145\/337292.337313"},{"key":"5_CR3","doi-asserted-by":"crossref","unstructured":"V. Mehrotra, S. Nassif, D. Boning, and J. Chung. Modeling the effects of manufacturing variations on high-speed microprocessor interconnect performance. In Proceedings of IEDM, 1998.","DOI":"10.1109\/IEDM.1998.746469"},{"key":"5_CR4","doi-asserted-by":"crossref","unstructured":"S. R. Nassif and J. N. Kozhaya. Fast Power Grid Simulation. In Proc. Design Automation Conference, pages 156\u2013161, Los Angeles, CA, June 2000.","DOI":"10.1145\/337292.337359"},{"key":"5_CR5","unstructured":"Semiconductor Industry Association, http:\/\/public.itrs.net\/Files\/1999_SIA_Roadmap . The International Technology Roadmap for Semiconductors, 1999."},{"key":"5_CR6","doi-asserted-by":"crossref","unstructured":"H. Su, S. Sapatnaker, and S. Nassif. An algorithm for optimal decoupling capacitor sizing and placement. In Proc. Internations Symposim on Physical Design, 2002.","DOI":"10.1145\/505401.505405"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45716-X_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T18:08:11Z","timestamp":1556734091000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45716-X_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441434","9783540457169"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/3-540-45716-x_5","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}