{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T18:33:45Z","timestamp":1771698825514,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540441434","type":"print"},{"value":"9783540457169","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-45716-x_6","type":"book-chapter","created":{"date-parts":[[2007,8,2]],"date-time":"2007-08-02T15:57:08Z","timestamp":1186070228000},"page":"55-64","source":"Crossref","is-referenced-by-count":3,"title":["Exploiting Metal Layer Characteristics for Low-Power Routing"],"prefix":"10.1007","author":[{"given":"Armin","family":"Windschiegl","sequence":"first","affiliation":[]},{"given":"Paul","family":"Zuber","sequence":"additional","affiliation":[]},{"given":"Walter","family":"Stechele","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,8,27]]},"reference":[{"key":"6_CR1","unstructured":"A.-C. Deng, \u201cPower Analysis For CMOS\/BiCMOS Circuits\u201d, International Workshop on Low Power Design, p. 3\u20138, 1994"},{"key":"6_CR2","unstructured":"M. A. Ortega, J. Figueras, \u201cShort Circuit Power Modeling in Submicron CMOS\u201d, Proceedings of PATMOS\u201996, p. 147\u2013166, 1996"},{"key":"6_CR3","doi-asserted-by":"crossref","unstructured":"M. Pedram, B. T. Preas, \u201cInterconnection Analysis for Standard Cell Layouts\u201d, in IEEE Transactions On Computer-Aided Design Of Integrated Circuits And Systems, Vol. 18, No. 10, 1999.","DOI":"10.1109\/43.790628"},{"key":"6_CR4","unstructured":"Semiconductor Industry Association, National Technology Roadmap for Semiconductors, p. 101, 1997."},{"issue":"4","key":"6_CR5","doi-asserted-by":"publisher","first-page":"503","DOI":"10.1109\/43.918209","volume":"20","author":"P. Saxena","year":"2001","unstructured":"P. Saxena, C. L. Liu, \u201cOptimization of the Maximum Delay of Global Interconnects During Layer Assignment\u201d, IEEE Transactions On Computer-Aided Design Of Integrated Circuits And Systems, Vol. 20, No. 4, p. 503\u2013515, 2001.","journal-title":"IEEE Transactions On Computer-Aided Design Of Integrated Circuits And Systems"},{"key":"6_CR6","doi-asserted-by":"crossref","unstructured":"A. B. Kahng, D. Stroobandt, \u201cWiring Layer Assignment with Consistent Stage Delays\u201d, Proceedings of the Int. Workshop on System-Level Interconnect Prediction, p. 115\u2013122, Kluwer Academic Publishers, 2000.","DOI":"10.1145\/333032.333041"},{"key":"6_CR7","doi-asserted-by":"crossref","unstructured":"A. P. Chandrakasan, R. W. Brodersen, Low Power Digital CMOS Design, p. 256, Kluwer Academic Publishers, 1995.","DOI":"10.1007\/978-1-4615-2325-3"},{"key":"6_CR8","doi-asserted-by":"crossref","unstructured":"A. Bellaouar, M. I. Elmasry, Low-Power Digital VLSI Design, p. 490, Kluwer Academic Publishers, 1995.","DOI":"10.1007\/978-1-4615-2355-0"},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"H. Vaishnav, M. Pedram, \u201cPCUBE: A Performance Driven Placement Algorithm for Low Power Designs\u201d, Proceedings of the EURO-DAC, p. 72\u201377, 1993.","DOI":"10.1109\/EURDAC.1993.410619"},{"key":"6_CR10","doi-asserted-by":"crossref","unstructured":"M. Laurent, M. Briet, \u201cChapter 3: Low Power Design Flow And Libraries\u201d, Low Power Design in Deep Submicron Electronics, edited by W. Nebel and J. Mermet, p. 65, Kluwer Academic Publishers, 1997.","DOI":"10.1007\/978-1-4615-5685-5_3"},{"issue":"2","key":"6_CR11","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1109\/T-ED.1983.21093","volume":"ED-30","author":"T. Sakurai","year":"1983","unstructured":"T. Sakurai, K. Tamaru, \u201cSimple Formulas for Two-and Three-Dimensional Capacitances\u201d, IEEE Transactions on Electron Devices, Vol. ED-30, No. 2, p. 183\u2013185, 1983.","journal-title":"IEEE Transactions on Electron Devices"},{"key":"6_CR12","unstructured":"Integrated Circuit Engineering Corporation, Status 1999\u2014 A Report On The Integrated Circuit Industry, p. 8\u201318, 1999."}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45716-X_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T18:08:32Z","timestamp":1556734112000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45716-X_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441434","9783540457169"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/3-540-45716-x_6","relation":{},"ISSN":["0302-9743"],"issn-type":[{"value":"0302-9743","type":"print"}],"subject":[],"published":{"date-parts":[[2002]]}}}