{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,21]],"date-time":"2025-04-21T04:44:02Z","timestamp":1745210642371,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441434"},{"type":"electronic","value":"9783540457169"}],"license":[{"start":{"date-parts":[[2002,1,1]],"date-time":"2002-01-01T00:00:00Z","timestamp":1009843200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-45716-x_8","type":"book-chapter","created":{"date-parts":[[2007,8,2]],"date-time":"2007-08-02T15:57:08Z","timestamp":1186070228000},"page":"71-80","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["Instrumentation Set-up for Instruction Level Power Modeling"],"prefix":"10.1007","author":[{"given":"S.","family":"Nikolaidis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Kavvadias","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Neofotistos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Kosmatopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Laopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Bisdounis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,8,27]]},"reference":[{"issue":"4","key":"8_CR1","doi-asserted-by":"publisher","first-page":"437","DOI":"10.1109\/92.335012","volume":"2","author":"V. Tiwari","year":"1994","unstructured":"Vivek Tiwari, Sharad Malik and Andrew Wolfe, \u201cPower Analysis of Embedded software: A First Step Towards Software Power Minimization\u201d, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 2, No. 4, pp. 437\u2013445, December 1994","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"8_CR2","unstructured":"Chaitali Chakrabarti, Dinesh Gaitonde, \u201cInstruction Level Power Model of Microcontrollers\u201d, Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 176\u2013179, 1999."},{"key":"8_CR3","doi-asserted-by":"crossref","unstructured":"Tony D. Givargis, Frank Vahid, Jorg Henkel, \u201cInstruction-based System-level Power Evaluation of System-on-a-chip Peripheral Cores,\u201d in Proc. of IEEE\/ACM International Symposium on System Synthesis (ISSS\u201900), pp. 163\u2013169, September 2000.","DOI":"10.1109\/ISSS.2000.874044"},{"key":"8_CR4","unstructured":"J. T. Russell and M. F. Jacome, \u201cSoftware Power Estimation and Optimization for High Performance, 32-bit Embedded Processors\u201d, In Proceedings of the International Conference on Computer Design (ICCD\u201998), October 1998."},{"key":"8_CR5","unstructured":"S. Steinke, M. Knauer, L. Wehmeyer, P. Marwedel, \u201cAn Accurate and Fine Grain Instruction-Level Energy Model supporting Software Optimizations,\u201d in Proc. of the International Workshop on Power and Timing Modeling, Optimization and Simulation, Yverdon-les-bains, Switzerland (PATMOS\u201901), September 2001."},{"issue":"2","key":"8_CR6","doi-asserted-by":"publisher","first-page":"146","DOI":"10.1109\/92.994992","volume":"10","author":"N. Chang","year":"2002","unstructured":"Naehyuck Chang, Kwanho Kim, and Hyun Gyu Lee, \u201cCycle-Accurate Energy Consumption Measurement and Analysis: Case Study of ARM7TDMI,\u201d IEEE Transactions on VLSI Systems, vol 10, No 2, pp. 146\u2013154, Apr. 2002.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"8_CR7","unstructured":"Sheayun Lee, Andreas Ermedahl, Sang Lyul Min, and Naehyuck Chang, \u201cAn Accurate Instruction-Level Energy Consumption Model for Embedded RISC Processors,\u201d to appear in In Proceedings of ACM SIGPLAN 1999 Workshop on Languages, Compilers and Tools for Embedded Systems, 2001."},{"issue":"2","key":"8_CR8","doi-asserted-by":"publisher","first-page":"223","DOI":"10.1007\/BF01130407","volume":"13","author":"V. Tiwari","year":"1996","unstructured":"Vivek Tiwari, Sharad Malik, Andrew Wolfe, Mike Tien-Chien Lee, \u201cInstruction Level Power Analysis and Optimization of Software\u201d, Journal of VLSI Signal Processing, Vol. 13, No. 2\u20133, pp. 223\u2013238, August 1996.","journal-title":"Journal of VLSI Signal Processing"},{"key":"8_CR9","doi-asserted-by":"crossref","unstructured":"Mike Tien-Chien Lee, Vivek Tiwari, Sharad Malik, and Masahiro Fujita, \u201cPower Analysis and Minimization Techniques for Embedded DSP Software\u201d, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp. 123\u2013135, March 1997.","DOI":"10.1109\/92.555992"},{"key":"8_CR10","doi-asserted-by":"crossref","unstructured":"V. Tiwari, T. C. Lee, \u201cPower Analysis of a 32-bit Embedded Microcontroller,\u201d VLSI Design Journal, Vol. 7, No. 3, 1998.","DOI":"10.1155\/1998\/89432"},{"key":"8_CR11","unstructured":"SOFLOPO, Low Power Development for Embedded Applications, Esprit project, Deliverable 2.2: Physical measurements, by Thanos Stouraitis, University of Patras, December 1998."},{"key":"8_CR12","unstructured":"Xavier Amela, Joan Figueras, Salvador Manich, Josep Rius, Rosa Rodriguez, Antonio Rubio, \u201cARM Instruction Set Energy Models and Power Simulation Tools (ARM7TDMI),\u201d UPC Internal Report for the IST 10425 VIP (Versatile Integrated Payphone) Project, March 2001."},{"key":"8_CR13","doi-asserted-by":"crossref","unstructured":"Tajana Simunic, Luca Benini and Giovanni De Micheli, \u201cCycle-Accurate Simulation of Energy Consumption in Embedded Systems,\u201d In Proceedings of the Design Automation Conference (DAC\u201999), 1999.","DOI":"10.1145\/309847.310090"},{"key":"8_CR14","doi-asserted-by":"crossref","unstructured":"A. Hatzopoulos, S. Siskos and Th. Laopoulos, \u201cCurrent conveyor based test structures for mixed-signal circuits\u201d, IEE Proceedings\u2014 Circuits, Devices and Systems, V.144, N.4, 1997","DOI":"10.1049\/ip-cds:19971212"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45716-X_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T02:53:24Z","timestamp":1737341604000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45716-X_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441434","9783540457169"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/3-540-45716-x_8","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]},"assertion":[{"value":"27 August 2002","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}