{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:32:45Z","timestamp":1725492765632},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441571"},{"type":"electronic","value":"9783540457329"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-45732-1_26","type":"book-chapter","created":{"date-parts":[[2007,10,10]],"date-time":"2007-10-10T20:38:56Z","timestamp":1192048736000},"page":"261-272","source":"Crossref","is-referenced-by-count":8,"title":["A Watchdog Processor Architecture with Minimal Performance Overhead"],"prefix":"10.1007","author":[{"given":"Francisco","family":"Rodr\u00edguez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos\u00e9 Carlos","family":"Campelo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan Jos\u00e9","family":"Serrano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,9,18]]},"reference":[{"key":"26_CR1","unstructured":"Avizienis, A.: Building Dependable Systems: How to Keep Up with Complexity. Proc. of the 25th Fault Tolerant Computing Symposium (FTCS-25), 4\u201314, Pasadena, California, 1995."},{"key":"26_CR2","doi-asserted-by":"crossref","unstructured":"Gunneflo, U., Karlsson, J., Torin, J.: Evaluation of Error Detection Schemes Using Fault Injection by Heavy-ion Radiation. Proc. of the 19th Fault Tolerant Computing Symposium (FTCS-19), 340\u2013347, Chicago, Illinois, 1989.","DOI":"10.1109\/FTCS.1989.105590"},{"key":"26_CR3","doi-asserted-by":"crossref","unstructured":"Czeck, E.W., Siewieorek, D.P.: Effects of Transient Gate-Level Faults on Program Behavior. Proc. of the 20th Fault Tolerant Computing Symposium (FTCS-20), 236\u2013243, NewCastle Upon Tyne, U.K., 1990.","DOI":"10.1109\/FTCS.1990.89371"},{"key":"26_CR4","doi-asserted-by":"crossref","unstructured":"Gaisler, J.: Evaluation of a 32-bit Microprocessor with Built-in Concurrent Error Detection. Proc. of the 27th Fault Tolerant Computing Symposium (FTCS-25), 42\u201346, Seattle, Washington, 1997.","DOI":"10.1109\/FTCS.1997.614076"},{"key":"26_CR5","doi-asserted-by":"crossref","unstructured":"Ohlsson, J., Rim\u00e9n, M., Gunneflo, U.: A Study of the Effects of Transient Fault Injection into a 32-bit RISC with Built-in Watchdog. Proc. of the 22th Fault Tolerant Computing Symposium (FTCS-22), 316\u2013325, Boston, Massachusetts, 1992.","DOI":"10.1109\/FTCS.1992.243569"},{"key":"26_CR6","unstructured":"Siewiorek, D.P.: Niche Sucesses to Ubiquitous Invisibility: Fault-Tolerant Computing Past, Present, and Future. Proc. of the 25th Fault Tolerant Computing Symposium (FTCS-25), 26\u201333, Pasadena, California, 1995."},{"key":"26_CR7","doi-asserted-by":"crossref","unstructured":"Oh, N., Shirvani, P.P., McCluskey, E. J.: Control Flow Checking by Software Signatures. IEEE Transactions on Reliability \u2014 Special Section on Fault Tolerant VLSI Systems, March, 2001.","DOI":"10.1109\/24.994926"},{"key":"26_CR8","unstructured":"Galla, T.M., Sprachmann, M., Steininger, A., Temple, C.: Control Flow Monitoring for a Time-Triggered Communication Controller. Proceedings of the 10th European Workshop on Dependable Computing (EWDC-10), 43\u201348, Vienna, Austria, 1999."},{"key":"26_CR9","doi-asserted-by":"crossref","unstructured":"Gaisler, J.: Concurrent Error-Detection and Modular Fault-Tolerance in an 32-bit Processing Core for Embedded Space Flight Applications. Proc. of the 27th Fault Tolerant Computing Symposium (FTCS-24), 128\u2013130, Austin, Texas, 1994.","DOI":"10.1109\/FTCS.1994.315650"},{"key":"26_CR10","doi-asserted-by":"crossref","unstructured":"Kim, S., Somani, A.K.: On-Line Integrity Monitoring of Microprocessor Control Logic. Proc. Intl. Conference on Computer Design: VLSI in Computers and Processors (ICCD-01), 314\u2013319, Austin, Texas, 2001.","DOI":"10.1016\/S0026-2692(01)00090-8"},{"key":"26_CR11","doi-asserted-by":"crossref","unstructured":"Nickel, J.B., Somani, A.K.: REESE: A Method of Soft Error Detection in Microprocessors. Proc. of the 2001 Intl. Conference on Dependable Systems and Networks (DSN-2001), 401\u2013410, Goteborg, Sweden, 2001.","DOI":"10.1109\/DSN.2001.941424"},{"key":"26_CR12","doi-asserted-by":"crossref","unstructured":"Rotenberg, E.: AR-SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessors. Proc. of the 29th Fault Tolerant Computing Symposium (FTCS-29), 84\u201391, Madison, Wisconsin, 1999.","DOI":"10.1109\/FTCS.1999.781037"},{"key":"26_CR13","doi-asserted-by":"crossref","unstructured":"Weaver, C., Austin, T.: A Fault Tolerant Approach to Microprocessor Design. Proc. of the 2001 Intl. Conference on Dependable Systems and Networks (DSN-2001), 411\u2013420, Goteborg, Sweden, 2001.","DOI":"10.1109\/DSN.2001.941425"},{"key":"26_CR14","doi-asserted-by":"crossref","unstructured":"Mendelson, A., Suri, N.: Designing High-Performance & Reliable Superscalar Architectures. The Out of Order Reliable Superscalar (O3RS) Approach. Proc. of the 2000 Intl. Conference on Dependable Systems and Networks (DSN-2000), 473\u2013481, New York, USA, 2000.","DOI":"10.1109\/ICDSN.2000.857578"},{"key":"26_CR15","doi-asserted-by":"crossref","unstructured":"Rashid, F., Saluja, K.K., Ramanathan, P.: Fault Tolerance Through Re-execution in Multiscalar Architecture. Proc. of the 2000 Intl. Conference on Dependable Systems and Networks (DSN-2000), 482\u2013491, New York, USA, 2000.","DOI":"10.1109\/ICDSN.2000.857579"},{"key":"26_CR16","unstructured":"IEEE Std. 1076-1993: VHDL Language Reference Manual. The Institute of Electrical and Electronics Engineers Inc., New York, 1995."},{"key":"26_CR17","unstructured":"MIPS32 Architecture for Programmers, volume I: Introduction to the MIPS32 Architecture. MIPS Technologies, 2001."},{"key":"26_CR18","unstructured":"Wildner, U.: Experimental Evaluation of Assigned Signature Checking With Return Address Hashing on Different Platforms. Proc. of the 6th Intl. Working Conference on Dependable Computing for Critical Applications, 1\u201316, Germany, 1997."},{"key":"26_CR19","unstructured":"Hennessy, J. L., Patterson, D.A.: Computer Architecture. A Quantitative Approach, 2nd edition, Morgan-Kauffmann Pub., Inc., 1996."},{"key":"26_CR20","doi-asserted-by":"crossref","unstructured":"Ohlsson, J., Rim\u00e9n, M.: Implicit Signature Checking. Proc. of the 25th Fault Tolerant Computing Symposium (FTCS-25), 218\u2013227, Pasadena, California, 1995.","DOI":"10.1109\/FTCS.1995.466976"},{"key":"26_CR21","unstructured":"Shirvani, P.P., McCluskey, E. J.: Fault-Tolerant Systems in a Space Environment: The CRC ARGOS Project. Center for Reliable Computing, Technical Report CRC-98-2, Standford, California, 1998."}],"container-title":["Lecture Notes in Computer Science","Computer Safety, Reliability and Security"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45732-1_26","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,3]],"date-time":"2019-05-03T14:40:47Z","timestamp":1556894447000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45732-1_26"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441571","9783540457329"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/3-540-45732-1_26","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}