{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:21:52Z","timestamp":1725492112612},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540443070"},{"type":"electronic","value":"9783540458289"}],"license":[{"start":{"date-parts":[[2002,1,1]],"date-time":"2002-01-01T00:00:00Z","timestamp":1009843200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-45828-x_28","type":"book-chapter","created":{"date-parts":[[2007,9,21]],"date-time":"2007-09-21T09:59:11Z","timestamp":1190368751000},"page":"382-398","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["FlexCC2: An Optimizing Retargetable C Compiler for DSP Processors"],"prefix":"10.1007","author":[{"given":"Val\u00e9rie","family":"Bertin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Marc","family":"Daveau","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philippe","family":"Guillaume","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thierry","family":"Lepley","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Denis","family":"Pilat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Claire","family":"Richard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Miguel","family":"Santana","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Thery","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,10,24]]},"reference":[{"key":"28_CR1","unstructured":"ACE Associated Compiler Expert bv. The CoSy Framework, a Compiler Construction System. Ref. CoSy-8006-fw, 2000."},{"key":"28_CR2","unstructured":"A. Appel, J. Davidson, and N. Ramsey. The Zephyr compiler infrastructure. Internal Report, \n                  http:\/\/www.RCS.virginia.edu\/zephyr\n                  \n                , 1998."},{"key":"28_CR3","doi-asserted-by":"crossref","unstructured":"D. Callahan, B. Koblenz. Register Allocation via Hierarchical Graph Coloring. Proceedings of the ACM SIGPLAN\u201991 Conference on Programming Languages Design and Implementation, Volume 26, June 1991, Pages 192\u2013202.","DOI":"10.1145\/113446.113462"},{"key":"28_CR4","unstructured":"Z. Chamski, C. Eisenbeis, E. Rohou. Flexible Issue Slot Assignment for VLIW Architectures. Proceedings of the Software and Compilers for Embedded Systems Symposium, S COP ES\u201999, September 1999."},{"issue":"3","key":"28_CR5","doi-asserted-by":"publisher","first-page":"300","DOI":"10.1145\/229542.229546","volume":"18","author":"L. George","year":"1996","unstructured":"L. George, A. Appel. Iterated Register Coalescing. ACM Transactions on Programming Languages and Systems, Vol 18, No 3, May 1996, Pages 300\u2013324.","journal-title":"ACM Transactions on Programming Languages and Systems"},{"key":"28_CR6","unstructured":"P. Guillaume. Contribution aux Aspects Dorsaux de la Synth\u00e8se de Syst\u00e8mes Monopuces. Ph.D thesis. University of Grenoble, June 1999."},{"key":"28_CR7","first-page":"229","volume":"A","author":"W.-M. Hwuall","year":"1993","unstructured":"W-M. Hwu & all. The Superblock: An effective Technique for VLIW and Superscalar Compilation. Journal of supercomputing A:229\u2013248, 1993.","journal-title":"Journal of supercomputing"},{"key":"28_CR8","doi-asserted-by":"crossref","unstructured":"R. Leupers. Code Optimization Techniques for Embedded Processors, Methods, Algorithms and Tools. Kluwer Academic Publishers, 2000.","DOI":"10.1007\/978-1-4757-3169-9"},{"key":"28_CR9","doi-asserted-by":"crossref","unstructured":"S. Liao, Code Generation and Optimization for Embedded Digital Signal Processors. Ph.D. thesis, Massachusetts Institute of Technology, 1996","DOI":"10.1007\/978-94-009-0187-2_7"},{"key":"28_CR10","doi-asserted-by":"crossref","unstructured":"C. Liem. Retargetable Compilers for Embedded Core Processors. Kluwer Academic Publishers, 1997.","DOI":"10.1007\/978-1-4757-6422-2"},{"key":"28_CR11","doi-asserted-by":"crossref","unstructured":"C. Liem, P. Paulin. \u201dCompilation Techniques and Tools for Embedded Processor Architectures\u201d, in \u201cHardware\/Software Co-Design: Principles and Practice, \u201d J. Staunstrup, W. Wolf (editors), Kluwer Academic Publishers, 1997.","DOI":"10.1007\/978-1-4757-2649-7_5"},{"key":"28_CR12","doi-asserted-by":"crossref","unstructured":"P. Paulin, M. Santana. FlexWare: A Retargetable Embedded Software Development Environment for Application-Specific Instruction-set Processors. IEEE Design & Test Magazine, Special Issue on Embedded Processors, Summer 2002.","DOI":"10.1109\/MDT.2002.1018134"},{"key":"28_CR13","unstructured":"G. Pokam, F. Bodin. A Retargetable Preprocessor for Multimedia Instructions. Proceedings of the 9th workshop on Compilers for Parallel Computers (CPC\u20192001), June 2001."},{"key":"28_CR14","unstructured":"B. Ramakrishna Rau. Iterative Modulo Scheduling. Hewlett Packard HP:-94-115 research report, November 1995."},{"key":"28_CR15","unstructured":"E. Rohou, F. Bodin, A. Seznec. SALTO: System for assembly language transformation and optimization. Technical report 1032, IRISA, September 1996."},{"key":"28_CR16","unstructured":"M.D. Smith and G. Holloway. The Machine-SUIF Documentation Set. Technical report, Harvard University, 2000."},{"key":"28_CR17","unstructured":"P.H. Sweany. Inter-Block Code Motion Without Copies. Ph.D thesis, Colorado State University, 1992."},{"key":"28_CR18","doi-asserted-by":"crossref","unstructured":"R. Wilson & all. SUIF: An Infrastructure for Research on Parallelizing and Optimizing Compilers. ACM SIGPLAN Notices, 29(12), Dec. 1996","DOI":"10.1145\/193209.193217"}],"container-title":["Lecture Notes in Computer Science","Embedded Software"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45828-X_28","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T10:11:11Z","timestamp":1558260671000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45828-X_28"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540443070","9783540458289"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/3-540-45828-x_28","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]},"assertion":[{"value":"24 October 2002","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}