{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:16:10Z","timestamp":1725484570053},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540433224"},{"type":"electronic","value":"9783540458746"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-45874-3_14","type":"book-chapter","created":{"date-parts":[[2007,5,29]],"date-time":"2007-05-29T22:16:22Z","timestamp":1180476982000},"page":"242-259","source":"Crossref","is-referenced-by-count":7,"title":["Caches with Compositional Performance"],"prefix":"10.1007","author":[{"given":"Henk","family":"Muller","sequence":"first","affiliation":[]},{"given":"Dan","family":"Page","sequence":"additional","affiliation":[]},{"given":"James","family":"Irwin","sequence":"additional","affiliation":[]},{"given":"David","family":"May","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,4,23]]},"reference":[{"key":"14_CR1","doi-asserted-by":"crossref","unstructured":"A. Smith. A Comparative Study of Set Associative Memory Mapping Algorithms and Their Use for Cache and Main Memory. IEEE Transactions on Software Engineering, March 1978.","DOI":"10.1109\/TSE.1978.231482"},{"key":"14_CR2","doi-asserted-by":"crossref","unstructured":"N. Jouppi. Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffer. In 17th International Symposium on Computer Architecture, pp 364\u2013373, June 1990.","DOI":"10.1145\/325096.325162"},{"key":"14_CR3","unstructured":"J. Peterson and K. Hammond, editors. Report on the Porgramming Language Haskell. Yale University, 1996."},{"key":"14_CR4","unstructured":"Inmos Ltd. Occam-2 Reference Manual. Prentice Hall, 1988."},{"key":"14_CR5","doi-asserted-by":"crossref","unstructured":"J. Kowalik. Parallel MIMD Computation: The HEP Supercomputer and its Applications. MIT Press, 1985.","DOI":"10.7551\/mitpress\/5239.001.0001"},{"key":"14_CR6","doi-asserted-by":"crossref","unstructured":"R. Nikhil, G. Papadopoulos, and Arvind. T: A Multithreaded Massively Parallel Architecture. In 19th International Symposium on Computer Architecture, pp 156\u2013167, May 1992.","DOI":"10.1109\/ISCA.1992.753313"},{"key":"14_CR7","unstructured":"R. Wagner. Compiler-Controlled Cache Mapping Rules. Technical Report CS-1995-31, Duke University, December 1995."},{"key":"14_CR8","unstructured":"T. Juan, D. Royo, and J. Navarro. Dynamic Cache Splitting. 15th International Conference of the Chilean Computational Society, 1995."},{"key":"14_CR9","doi-asserted-by":"crossref","unstructured":"D. Kirk. SMART (Strategic Memory Allocation for Real-Time) Cache Design. In IEEE Symposium on Real-Time Systems, pp 229\u2013237, December 1989.","DOI":"10.1109\/REAL.1990.128764"},{"key":"14_CR10","doi-asserted-by":"crossref","unstructured":"F. Mueller. Compiler Support for Software-Based Cache Partitioning. In ACM SIGPLAN Workshop on Language, Compiler, and Tool Support for Real-Time Systems, pp 137\u2013145, June 1995.","DOI":"10.1145\/216636.216677"},{"key":"14_CR11","unstructured":"D. May and H. Muller. Cache Memory. Patent Number WO045269, August 2000."},{"key":"14_CR12","doi-asserted-by":"crossref","unstructured":"J. Carter, W. Hseih, L. Stoller, M. Swanson, L. Zhang, E. Brunvard, A. Davis, C. Kuo, R. Kuramkote, M. Parker, L. Schaelicke, and T. Tateyama. Impulse: Building a Smarter Memory Controller. 5th Conference on High Performance Computer Architecture, January 1999.","DOI":"10.1109\/HPCA.1999.744334"},{"key":"14_CR13","unstructured":"A. Ki and A. Knowles. Secondary Cache Data Prefetching for Multiprocessors. Technical Report UMCS-97-3-1, Department of Computer Science, University of Manchester, 1997."},{"key":"14_CR14","doi-asserted-by":"crossref","unstructured":"J. Fu, J. Patel, and B. Janssens. Stride Directed Prefetching in Scalar Processors. In 25th International Symposium on Microarchitecture, pp 102\u2013110, 1992.","DOI":"10.1109\/MICRO.1992.697004"},{"key":"14_CR15","unstructured":"J. Irwin. Systems With Predictable Caching. PhD thesis, Department of Computer Science, University of Bristol, 2001."},{"key":"14_CR16","unstructured":"D. Page. Effective Use of Partitioned Cache Memories. PhD thesis, Department of Computer Science, University of Bristol, 2001."},{"key":"14_CR17","volume-title":"The Livermore Fortran Kernels: A Computer Test Of The Numerical Performance Range","author":"F. McMahon","year":"1986","unstructured":"F. McMahon. The Livermore Fortran Kernels: A Computer Test Of The Numerical Performance Range. Lawrence Livermore National Laboratory, Livermore, California, December 1986."},{"key":"14_CR18","unstructured":"R. Arnold. Bounding Instruction Cache Performance. Master\u2019s thesis, Department of Computer Science, Florida State University, 1996."}],"container-title":["Lecture Notes in Computer Science","Embedded Processor Design Challenges"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45874-3_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,11]],"date-time":"2023-05-11T22:09:34Z","timestamp":1683842974000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45874-3_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540433224","9783540458746"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/3-540-45874-3_14","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}