{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:16:18Z","timestamp":1725484578561},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540433224"},{"type":"electronic","value":"9783540458746"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-45874-3_9","type":"book-chapter","created":{"date-parts":[[2007,5,29]],"date-time":"2007-05-29T22:16:22Z","timestamp":1180476982000},"page":"154-170","source":"Crossref","is-referenced-by-count":3,"title":["Generation of Distributed Loop Control"],"prefix":"10.1007","author":[{"given":"Marcus","family":"Bednara","sequence":"first","affiliation":[]},{"given":"Frank","family":"Hannig","sequence":"additional","affiliation":[]},{"given":"J\u00fcrgen","family":"Teich","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,4,23]]},"reference":[{"key":"9_CR1","unstructured":"Marcus Bednara and J\u00fcrgen Teich. Synthesis of FPGA Implementations from Loop Algorithms. In Proc. of the First International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA01), pages 1\u20137, Las Vegas, Nevada, June 2001."},{"issue":"2","key":"9_CR2","doi-asserted-by":"publisher","first-page":"179","DOI":"10.1023\/A:1008069920230","volume":"19","author":"P. Clauss","year":"1998","unstructured":"Philippe Clauss and Vincent Loechner. Parametric Analysis of Polyhedral Iteration Spaces. Journal of VLSI Signal Processing, 19(2):179\u2013194, July 1998.","journal-title":"Journal of VLSI Signal Processing"},{"issue":"2","key":"9_CR3","doi-asserted-by":"publisher","first-page":"73","DOI":"10.1142\/S0129626491000021","volume":"1","author":"A. Darte","year":"1991","unstructured":"Alain Darte, Leonid Khachiyan, and Yves Robert. Linear Scheduling is Nearly Optimal. Parallel Processing Letters, 1(2):73\u201381, 1991.","journal-title":"Parallel Processing Letters"},{"key":"9_CR4","volume-title":"International Series of Numerical Mathematics","author":"E. Ehrhart","year":"1977","unstructured":"Eug\u00e8ne Ehrhart. Polynomes arithm\u00e9tiques et M\u00e9thode des Poly\u00e8dres en Combinatoire, volume 35 of International Series of Numerical Mathematics. Birkh\u00e4user Verlag, Basel, 1. edition, 1977.","edition":"1. edition"},{"key":"9_CR5","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1007\/3-540-44743-1_5","volume-title":"Design Space Exploration for Massively Parallel Processor Arrays","author":"F. Hannig","year":"2001","unstructured":"Frank Hannig and J\u00fcrgen Teich. Design Space Exploration for Massively Parallel Processor Arrays. In Victor Malyshkin, editor, Parallel Computing Technologies, 6th International Conference, PaCT 2001, Proceedings, volume 2127 of Lecture Notes in Computer Science (LNCS), pages 51\u201365, Novosibirsk, Russia, September 2001. Springer."},{"issue":"3","key":"9_CR6","doi-asserted-by":"crossref","first-page":"563","DOI":"10.1145\/321406.321418","volume":"14","author":"R. M. Karp","year":"1967","unstructured":"Richard M. Karp, Raymond E. Miller, and Shmuel Winograd. The Organization of Computations for Uniform Recurrence Equations. Journal of the Association for Computing Machinery, 14(3):563\u2013590, 1967.","journal-title":"Journal of the Association for Computing Machinery"},{"key":"9_CR7","unstructured":"Robert H. Kuhn. Transforming Algorithms for Single-Stage and VLSI Architectures. In Workshop on Interconnection Networks for Parallel and Distributed Processing, pages 11\u201319, West Layfaette, Indiana, April 1980."},{"key":"9_CR8","volume-title":"VLSI Array Processors","author":"S. Y. Kung","year":"1987","unstructured":"Sun Yuan Kung. VLSI Array Processors. Prentice Hall, Englewood Cliffs, New Jersey, 1987."},{"key":"9_CR9","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"398","DOI":"10.1007\/3-540-57208-2_28","volume-title":"CONCUR\u201993","author":"C. Lengauer","year":"1993","unstructured":"Christian Lengauer. Loop Parallelization in the Polytope Model. In Eike Best, editor, CONCUR\u201993, Lecture Notes in Computer Science 715, pages 398\u2013416. Springer-Verlag, 1993."},{"key":"9_CR10","doi-asserted-by":"crossref","unstructured":"Dan I. Moldovan. On the Design of Algorithms for VLSI Systolic Arrays. In Proceedings of the IEEE, volume 71, pages 113\u2013120, January 1983.","DOI":"10.1109\/PROC.1983.12532"},{"key":"9_CR11","volume-title":"Whily-Interscience series in discrete mathematics","author":"A. Schrijver","year":"1986","unstructured":"Alexander Schrijver. Theory of Linear and Integer Programming. Whily-Interscience series in discrete mathematics. John Wiley & Sons, Chichester, New York, 1986."},{"key":"9_CR12","unstructured":"J\u00fcrgen Teich. A Compiler for Application-Specific Processor Arrays. Shaker (Reihe Elektrotechnik). Zugl. Saarbr\u00fccken, Univ. Diss, ISBN 3-86111-701-0, Aachen, Germany, 1993."},{"issue":"2","key":"9_CR13","doi-asserted-by":"publisher","first-page":"77","DOI":"10.1007\/BF00927836","volume":"3","author":"J. Teich","year":"1991","unstructured":"J\u00fcrgen Teich and Lothar Thiele. Control Generation in the Design of Processor Arrays. Int. Journal on VLSI and Signal Processing, 3(2):77\u201392, 1991.","journal-title":"Int. Journal on VLSI and Signal Processing"},{"key":"9_CR14","doi-asserted-by":"crossref","unstructured":"J\u00fcrgen Teich and Lothar Thiele. Control Generation in the Design of Processor Arrays. In Josef A. Nossek, editor, Parallel Processing on VLSI Arrays. Kluwer Academic Publishers, 1992.","DOI":"10.1007\/978-1-4615-4036-6_6"},{"issue":"3","key":"9_CR15","doi-asserted-by":"publisher","first-page":"297","DOI":"10.1016\/0167-9260(93)90013-3","volume":"14","author":"J. Teich","year":"1993","unstructured":"J\u00fcrgen Teich and Lothar Thiele. Partitioning of Processor Arrays: A Piecewise Regular Approach. INTEGRATION: The VLSI Journal, 14(3):297\u2013332, 1993.","journal-title":"INTEGRATION: The VLSI Journal"},{"key":"9_CR16","doi-asserted-by":"crossref","unstructured":"Lothar Thiele. On the Design of Piecewise Regular Processor Arrays. In Proc. IEEE Symp. on Circuits and Systems, pages 2239\u20132242, Portland, 1989.","DOI":"10.1109\/ISCAS.1989.100823"},{"key":"9_CR17","doi-asserted-by":"publisher","first-page":"295","DOI":"10.1007\/BF02120034","volume":"10","author":"L. Thiele","year":"1995","unstructured":"Lothar Thiele. Scheduling of Uniform Algorithms with Resource Constraints. Journal of VLSI Signal Processing, 10:295\u2013310, 1995.","journal-title":"Journal of VLSI Signal Processing"},{"key":"9_CR18","volume-title":"High Performance Compilers for Parallel Computing","author":"M. Wolfe","year":"1996","unstructured":"Michael Wolfe. High Performance Compilers for Parallel Computing. Addison-Wesley, Redwood City, California, 1996."},{"key":"9_CR19","unstructured":"Jingling Xue. The Formal Synthesis of Control Signals for Systolic Arrays. PhD thesis, Univ. of Edinburgh, March 1992."}],"container-title":["Lecture Notes in Computer Science","Embedded Processor Design Challenges"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45874-3_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,28]],"date-time":"2019-04-28T08:28:49Z","timestamp":1556440129000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45874-3_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540433224","9783540458746"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/3-540-45874-3_9","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}