{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:54:58Z","timestamp":1759146898278,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540433699"},{"type":"electronic","value":"9783540459378"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-45937-5_19","type":"book-chapter","created":{"date-parts":[[2007,6,7]],"date-time":"2007-06-07T01:39:18Z","timestamp":1181180358000},"page":"261-275","source":"Crossref","is-referenced-by-count":37,"title":["Optimizing Static Power Dissipation by Functional Units in Superscalar Processors"],"prefix":"10.1007","author":[{"given":"Siddharth","family":"Rele","sequence":"first","affiliation":[]},{"given":"Santosh","family":"Pande","sequence":"additional","affiliation":[]},{"given":"Soner","family":"Onder","sequence":"additional","affiliation":[]},{"given":"Rajiv","family":"Gupta","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,3,28]]},"reference":[{"key":"19_CR1","doi-asserted-by":"crossref","unstructured":"D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. In International Symposium on Computer Architecture (ISCA), pages 83\u201394, Vancouver, British Columbia, June 2000.","DOI":"10.1145\/342001.339657"},{"key":"19_CR2","doi-asserted-by":"crossref","unstructured":"J. A. Butts and G. S. Sohi. A Static Power Model for Architects. In IEEE\/ACM International Symposium on Microarchitecture (MICRO), pages 191\u2013201. December 2000.","DOI":"10.1145\/360128.360148"},{"key":"19_CR3","unstructured":"C. Fraser and D. Hanson. lcc: A Retargetable C Compiler: Design and Implementation. Adison Wesley Publishing Company, 1995."},{"key":"19_CR4","doi-asserted-by":"crossref","unstructured":"M. Horowitz, T. Indermaur, and R. Gonzalez. Low-Power Digital Design. In IEEE Symposium on Low Power Electronics, pages 8\u201311, 1994.","DOI":"10.1109\/LPE.1994.573184"},{"key":"19_CR5","unstructured":"K. S. Khouri and N. K. Jha. Private Communication. June 2001."},{"key":"19_CR6","unstructured":"C. Lee, M. Potkonjak, and W. H. Mangione-Smith. Mediabench: A tool for evaluating and synthesizing multimedia and communications systems. In IEEE\/ACM International Symposium on Microarchitecture (MICRO), Research Triangle Park, North Carolina, December 1997."},{"key":"19_CR7","unstructured":"MIPS Technologies, 1225 Charleston Road, Mountain View CA-94043. MIPS32 4k Processor Core Family, Software Users Manual, 1.12 edition, January 2001."},{"key":"19_CR8","doi-asserted-by":"crossref","unstructured":"S. Onder and R. Gupta. Automatic Generation of Microarchitecture Simulators. In IEEE International Conference on Computer Languages (ICCL), pages 80\u201389, Chicago, Illinois, May 1998.","DOI":"10.1109\/ICCL.1998.674159"},{"key":"19_CR9","doi-asserted-by":"crossref","unstructured":"M. D. Powell, S-H. Yang, B. Falsafi, K. Roy, and T. N. Vijaykumar. Gated-Vdd:a Circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories. In ACM\/IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2000.","DOI":"10.1145\/344166.344526"},{"key":"19_CR10","doi-asserted-by":"crossref","unstructured":"K. Roy. Leakage Power Reduction in Low-Voltage CMOS Design. In IEEE International Conference on Circuits and Systems, pages 167\u2013173, 1998.","DOI":"10.1109\/ICECS.1998.814856"},{"key":"19_CR11","unstructured":"S. Thompson, P. Packan, and M. Bohr. MOS Scaling: Transistor Challenges of the 21st Century. Intel Technology Journal, Q3, 1998."},{"key":"19_CR12","doi-asserted-by":"crossref","unstructured":"V. Tiwari, R. Donnelly, S. Malik, and R. Gonzalez. Dynamic Power Management for Microprocessors: A Case Study. In International Conference on VLSI Design, pages 185\u2013192, 1997.","DOI":"10.1109\/ICVD.1997.568074"},{"key":"19_CR13","doi-asserted-by":"crossref","unstructured":"V. Tiwari, D. Singh, S. Rajgopal, G. Mehta, R. patel, and F. Baez. Reducing Power in High-Performance Processors. In Design Automation Conference (DAC), pages 732\u2013737, 1998.","DOI":"10.1145\/277044.277227"},{"key":"19_CR14","doi-asserted-by":"crossref","unstructured":"Q. Wang and S. Vrudhula. Static Power Optimization of Deep Submicron CMOS Circuits for Dual V T Technology. In International Conference on Computer-Aided Design (ICCAD), pages 490\u2013496, 1998.","DOI":"10.1145\/288548.289076"}],"container-title":["Lecture Notes in Computer Science","Compiler Construction"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45937-5_19","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,17]],"date-time":"2025-01-17T01:16:04Z","timestamp":1737076564000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45937-5_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540433699","9783540459378"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/3-540-45937-5_19","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}