{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:42:56Z","timestamp":1725486176283},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540433699"},{"type":"electronic","value":"9783540459378"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-45937-5_9","type":"book-chapter","created":{"date-parts":[[2007,6,7]],"date-time":"2007-06-07T01:39:18Z","timestamp":1181180358000},"page":"95-110","source":"Crossref","is-referenced-by-count":1,"title":["Precise Exception Semantics in Dynamic Compilation"],"prefix":"10.1007","author":[{"given":"Michael","family":"Gschwind","sequence":"first","affiliation":[]},{"given":"Erik","family":"Altman","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,3,28]]},"reference":[{"key":"9_CR1","unstructured":"E. Altman and K. Ebcio\u011flu. Simulation and debugging of full system binary translation. In Proc. of the 13th International Conference on Parallel and Distributed Computing Systems, pages 446\u2013453, Las Vegas, NV, August 2000."},{"key":"9_CR2","unstructured":"E. Altman, K. Ebcio\u011flu, M. Gschwind, and S. Sathaye. Efficient instruction scheduling with precise exceptions. In preparation."},{"key":"9_CR3","doi-asserted-by":"crossref","unstructured":"V. Bala, E. Duesterwald, and S. Banerjia. Dynamo: A transparent Dynamic Optimization System. SIGPLAN PLDI, pages 1\u201312, June 18\u201321, 2000, Vancouver, BC, June 2000.","DOI":"10.1145\/358438.349303"},{"key":"9_CR4","doi-asserted-by":"crossref","unstructured":"V. Bala, E. Duesterwald, and S. Banerjia. Transparent dynamic optimization: The design and implementation of Dynamo. Technical Report 99\u201378, HP Laboratories, Cambridge, MA, June 1999.","DOI":"10.1145\/349299.349303"},{"key":"9_CR5","unstructured":"H. Chung, S.-M. Moon, and K. Ebcio\u011flu. Using value locality on VLIW machines through dynamic compilation. In Proc. of the 1999 Workshop on Binary Translation, IEEE Computer Society Technical Committee on Computer Architecture Newsletter, pages 69\u201376, December 1999."},{"key":"9_CR6","doi-asserted-by":"crossref","unstructured":"K. Ebcio\u011flu and E. Altman. DAISY: dynamic compilation for 100% architectural compatibility. In Proc. of the 24th Annual International Symposium on Computer Architecture, pages 26\u201337, Denver, CO, June 1997. ACM.","DOI":"10.1145\/384286.264126"},{"key":"9_CR7","doi-asserted-by":"crossref","unstructured":"K. Ebcio\u011flu and E. Altman. DAISY: dynamic compilation for 100% architectural compatibility. Research Report RC20538, IBM T. J. Watson Research Center, Yorktown Heights, NY, 1996.","DOI":"10.1145\/264107.264126"},{"key":"9_CR8","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"1269","DOI":"10.1007\/3-540-48311-X_181","volume-title":"Euro-Par\u2019 99 Parallel Processing-5th International Euro-Par Conference","author":"K. Ebcio\u011flu","year":"1999","unstructured":"K. Ebcio\u011flu, E. Altman, S. Sathaye, and M. Gschwind. Execution-based scheduling for VLIW architectures. In Euro-Par\u2019 99 Parallel Processing-5th International Euro-Par Conference, number 1685 in Lecture Notes in Computer Science, pages 1269\u20131280. Springer Verlag, Berlin, Germany, August 1999."},{"key":"9_CR9","doi-asserted-by":"publisher","first-page":"36","DOI":"10.1145\/773473.178247","volume":"29","author":"K. Ebcio\u011flu","year":"1994","unstructured":"K. Ebcio\u011flu, R. Groves, K. Kim, and G. Silberman. VLIW compilation techniques in a superscalar environment. In Proc. of the ACM SIGPLAN 1994 Conference on Programming Language Design and Implementation, volume 29 of SIGPLAN Notices, pages 36\u201348, Orlando, FL, June 1994. ACM.","journal-title":"SIGPLAN Notices"},{"issue":"3","key":"9_CR10","doi-asserted-by":"crossref","first-page":"54","DOI":"10.1109\/2.825696","volume":"33","author":"M. Gschwind","year":"2000","unstructured":"M. Gschwind, E. Altman, S. Sathaye, P. Ledak, and D. Appenzeller. Dynamic and transparent binary translation. IEEE Computer, 33(3):54\u201359, March 2000.","journal-title":"IEEE Computer"},{"key":"9_CR11","volume-title":"Proc. of the International Conference on Supercomputing 2000","author":"M. Gschwind","year":"2000","unstructured":"M. Gschwind, K. Ebcio\u011flu, E. Altman, and S. Sathaye. Binary translation and architecture convergence issues for IBM System\/390. In Proc. of the International Conference on Supercomputing 2000, Santa Fe, NM, May 2000. ACM."},{"key":"9_CR12","doi-asserted-by":"publisher","first-page":"323","DOI":"10.1145\/357172.357173","volume":"4","author":"J. Hennessey","year":"1982","unstructured":"J. Hennessey. Symbolic Debugging of Optimized Code. ACM Transactions on Programming Languages and Systems, July 1982, Volume 4, Issue 3, pages 323\u2013344, ACM Press.","journal-title":"ACM Transactions on Programming Languages and Systems"},{"key":"9_CR13","unstructured":"P. Hohensee, M. Myszewski, and D. Reese. WABI CPU emulation. In Hot Chips VIII, Palo Alto, CA, 1996."},{"key":"9_CR14","unstructured":"E. Kelly, R. Cmelik, and M. Wing. Memory controller for a microprocessor for detecting a failure of speculation on the physical nature of a component being addressed. US Patent 5832205, November 1998."},{"key":"9_CR15","doi-asserted-by":"publisher","first-page":"151","DOI":"10.1145\/291006.291039","volume":"33","author":"B. Le","year":"1998","unstructured":"B. Le. An out of order execution technique for runtime binary translators. In Proc. of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems, volume 33 of SIGPLAN Notices, pages 151\u2013158, San Jose, CA, 1998. ACM.","journal-title":"SIGPLAN Notices"},{"key":"9_CR16","unstructured":"S. Sathaye, P. Ledak, J. LeBlanc, S. Kosonocky, M. Gschwind, J. Fritts, Z. Filan, A. Bright, D. Appenzeller, E. Altman, and C. Agricola. BOA: Targeting multigigahertz with binary translation. In Proc. of the 1999 Workshop on Binary Translation, IEEE Computer Society Technical Committee on Computer Architecture Newsletter, pages 2\u201311, December 1999."}],"container-title":["Lecture Notes in Computer Science","Compiler Construction"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-45937-5_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,12]],"date-time":"2023-05-12T07:19:25Z","timestamp":1683875965000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-45937-5_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540433699","9783540459378"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/3-540-45937-5_9","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}