{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:23:35Z","timestamp":1725485015832},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540434726"},{"type":"electronic","value":"9783540460145"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-46014-4_43","type":"book-chapter","created":{"date-parts":[[2007,5,31]],"date-time":"2007-05-31T02:48:17Z","timestamp":1180579697000},"page":"485-493","source":"Crossref","is-referenced-by-count":0,"title":["Using Non-uniform Crossover in Genetic Algorithm Methods to Speed up the Generation of Test Patterns for Sequential Circuits"],"prefix":"10.1007","author":[{"given":"Michael","family":"Dimopoulos","sequence":"first","affiliation":[]},{"given":"Panagiotis","family":"Linardis","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,3,19]]},"reference":[{"key":"43_CR1","unstructured":"M. Abramovici, M. Breuer, A. Friedman: Digital Systems Testing and Testable Design. IEEE Press (1990)."},{"key":"43_CR2","unstructured":"T. M. Niermann, W. T. Cheng, and J. H. Patel: PROOFS: A fast, memory-efficient sequential circuit fault simulator. IEEE Trans. Computer-Aided Design (1992) 198\u2013207."},{"key":"43_CR3","doi-asserted-by":"crossref","unstructured":"T. M. Niermann and J. H. Patel: HITEC: A test generation package for sequential circuits. Proceedings of the European Conference on Design Automation (1991) 214\u2013218.","DOI":"10.1109\/EDAC.1991.206393"},{"key":"43_CR4","doi-asserted-by":"crossref","unstructured":"F. Corno, P. Prineto, M. Rebaudengo, M. Sonza Reorda, R. Mosca: Advanced Techniques for GA-based sequential ATPGs. European Design & Test Conf. (1996).","DOI":"10.1109\/EDTC.1996.494328"},{"key":"43_CR5","doi-asserted-by":"crossref","unstructured":"E. M. Rudnick, J. H. Patel, G. S. Greenstein, and T. M. Niermann: Sequential circuit test generation in a genetic algorithm framework. Proc. Design Automation Conf. (1994) 698\u2013704.","DOI":"10.1145\/196244.196619"},{"key":"43_CR6","doi-asserted-by":"crossref","unstructured":"D. G. Saab, Y. G. Saab, J. A. Abraham: CRIS: A Test cultivation program for sequential VLSI circuits. ICCAD (1992) 216\u2013219.","DOI":"10.1109\/ICCAD.1992.279372"},{"issue":"8","key":"43_CR7","doi-asserted-by":"crossref","first-page":"991","DOI":"10.1109\/43.511578","volume":"15","author":"F. Corno","year":"1996","unstructured":"F. Corno, P. Prinetto, M. Rebaudengo, M. Sonza Reorda: GATTO: A Genetic Algorithm for Automatic Test Pattern Generation for Large Synchronous Sequential Circuits. IEEE Trans. on CAD, Vol. 15, No 8 (1996) 991\u20131000.","journal-title":"IEEE Trans. on CAD"},{"key":"43_CR8","doi-asserted-by":"crossref","unstructured":"M. Hsiao, E. Rudnick, J. Patel: Sequential Circuit Test Generation Using Dynamic State Traversal. European Design & Test Conf. (1997) 22\u201328.","DOI":"10.1109\/EDTC.1997.582325"},{"key":"43_CR9","doi-asserted-by":"crossref","unstructured":"E. Rudnick, J. Patel: Combining deterministic and genetic approaches for sequential circuit test generation. DAC. (1995) 183\u2013188.","DOI":"10.1145\/217474.217527"},{"key":"43_CR10","doi-asserted-by":"crossref","unstructured":"M.H. Hsiao, E.M. Rudnick, J.H. Patel: Alternating strategies for sequential circuit atpg. European Design &Test Conf. (1996) 368\u2013374.","DOI":"10.1109\/EDTC.1996.494327"},{"key":"43_CR11","unstructured":"D. E. Goldberg: Genetic Algorithms in Search, Optimization, and Machine Learning, Reading. MA: Addisson-Wesley (1989)."},{"key":"43_CR12","doi-asserted-by":"crossref","unstructured":"Zbigniew Michalewicz: Genetic Algorithms+ Data Structures=Evolution Programs. Springer (1996).","DOI":"10.1007\/978-3-662-03315-9"},{"key":"43_CR13","doi-asserted-by":"crossref","unstructured":"M. Hsiao, E. Rudnick, J. Patel: Application of Genetically Engineered Finite-State Machine Sequences to Sequential Circuit ATPG. IEEE Trans. CAD (March 1998) 239\u2013254.","DOI":"10.1109\/43.700722"},{"key":"43_CR14","unstructured":"Pinaki Mazumder, Elizabeth M. Rudnick: Genetic Algorithms for VLSI Design, Layout & Test Automation. Prentice Hall (1999)."},{"key":"43_CR15","doi-asserted-by":"publisher","first-page":"392","DOI":"10.1016\/0377-2217(95)00159-X","volume":"94","author":"J. E. Beasly","year":"1996","unstructured":"J. E. Beasly, P. C. Chu: A genetic algorithm for the set covering problem. European Journal of Operational Resaearch 94 (1996) 392\u2013404.","journal-title":"European Journal of Operational Resaearch"},{"key":"43_CR16","doi-asserted-by":"crossref","unstructured":"F. Brglez, D. Bryan and K. Kozminski: Combinational profiles of sequential benchmark circuits. Int. Symposium on Circuits and Systems (1989) 1929\u20131934.","DOI":"10.1109\/ISCAS.1989.100747"}],"container-title":["Lecture Notes in Computer Science","Methods and Applications of Artificial Intelligence"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-46014-4_43","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,28]],"date-time":"2019-04-28T13:36:50Z","timestamp":1556458610000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-46014-4_43"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540434726","9783540460145"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/3-540-46014-4_43","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}