{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:41:24Z","timestamp":1725550884891},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441083"},{"type":"electronic","value":"9783540461173"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-46117-5_102","type":"book-chapter","created":{"date-parts":[[2010,3,29]],"date-time":"2010-03-29T17:14:23Z","timestamp":1269882863000},"page":"997-1006","source":"Crossref","is-referenced-by-count":0,"title":["A Retargetable Macro Generation Method for the Evaluation of Repetitive Configurable Architectures"],"prefix":"10.1007","author":[{"given":"Frank","family":"Wolz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Reiner","family":"Kolla","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,8,16]]},"reference":[{"key":"102_CR1","doi-asserted-by":"crossref","unstructured":"E. Ahmed, J. Rose: The Effect of LUT and Cluster Size on Deep-Submicron FPGA Performance and Density, Proceedings of the 8th International ACM\/SIGDA Symposium on Field-Programmable Gate Arrays, pp. 3\u201312, 2000","DOI":"10.1145\/329166.329171"},{"key":"102_CR2","doi-asserted-by":"crossref","unstructured":"V. Betz, J. Rose: VPR: A New Packing, Placement and Routing Tool for FPGA Research, Proceedings of the 7th International Conference on Field-Programmable Logic and Applications, pp. 213\u2013222, 1997","DOI":"10.1007\/3-540-63465-7_226"},{"key":"102_CR3","doi-asserted-by":"crossref","unstructured":"V. Betz, J. Rose: FPGA Routing Architecture: Segmentation and Buffering to Optimize Speed and Density, Proceedings of the 7th International ACM\/SIGDA Symposium on Field-Programmable Gate Arrays, pp. 59\u201368, 1999","DOI":"10.1145\/296399.296428"},{"key":"102_CR4","doi-asserted-by":"crossref","unstructured":"G. Lemieux, D. Lewis: Using Sparse Crossbars within Clusters, Proceedings of the 9th International ACM\/SIGDA Symposium on Field-Programmable Gate Arrays, pp. 59\u201368, 2001","DOI":"10.1145\/360276.360299"},{"key":"102_CR5","doi-asserted-by":"crossref","unstructured":"A. Marquardt, V. Betz, J. Rose: Using Cluster-Based Logic Blocks and Timing-Driven Packing to Improve FPGA Speed and Density, Proceedings of the 7th International ACM\/SIGDA Symposium on Field-Programmable Gate Arrays, pp. 37\u201346, 1999","DOI":"10.1145\/296399.296426"},{"key":"102_CR6","doi-asserted-by":"crossref","unstructured":"L. McMurchie and Carl Ebeling: PathFinder: A Negotiation-Based Performance-Driven Router for FPGAs, Proceedings of the 3rd International ACM\/SIGDA Symposium on Field-Programmable Gate Arrays, pp. 111\u2013117, 1995","DOI":"10.1109\/FPGA.1995.242049"},{"key":"102_CR7","doi-asserted-by":"crossref","unstructured":"S. M\u00fcller and W. J. Paul: The Complexity of Simple Computer Architectures, Springer, 1995","DOI":"10.1007\/3-540-60580-0"},{"issue":"3","key":"102_CR8","doi-asserted-by":"publisher","first-page":"277","DOI":"10.1109\/4.75006","volume":"26","author":"J. Rose","year":"1991","unstructured":"J. Rose, S. D. Brown: Flexibility of Interconnection Structures for FPGAs, IEEE Journal of Solid-State Circuits, 26(3):277\u2013282, March 1991","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"102_CR9","unstructured":"Ellen M. Sentovich et al.: SIS: A System for Sequential Circuit Synthesis, http:\/\/wwwcad. eecs.berkeley.edu , 1992"},{"key":"102_CR10","doi-asserted-by":"crossref","unstructured":"F. Wolz and R. Kolla: A New Floorplanning Method for FPGA Architectural Research, Proceedings of the 10th International Conference for Field-Programmable Logic and Applications, pp. 432\u2013442, 2000","DOI":"10.1007\/3-540-44614-1_46"},{"key":"102_CR11","doi-asserted-by":"crossref","unstructured":"F. Wolz and R. Kolla: Bubble Partitioning for LUT-based Sequential Circuits, Proceedings of the 11th International Conference for Field-Programmable Logic and Applications, pp. 336\u2013345, 2001","DOI":"10.1007\/3-540-44687-7_35"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-46117-5_102","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,27]],"date-time":"2019-05-27T15:16:12Z","timestamp":1558970172000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-46117-5_102"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441083","9783540461173"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/3-540-46117-5_102","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}