{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:40:15Z","timestamp":1725550815193},"publisher-location":"Berlin, Heidelberg","reference-count":24,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441083"},{"type":"electronic","value":"9783540461173"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-46117-5_11","type":"book-chapter","created":{"date-parts":[[2010,3,29]],"date-time":"2010-03-29T17:14:23Z","timestamp":1269882863000},"page":"89-101","source":"Crossref","is-referenced-by-count":3,"title":["Embedded Reconfigurable Logic Core for DSP Applications"],"prefix":"10.1007","author":[{"given":"Katarzyna","family":"Leijten-Nowak","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jef L.","family":"van Meerbergen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,8,16]]},"reference":[{"key":"11_CR1","unstructured":"Adelante Technologies, \u201cDSP\u201d Hardware Implementation using Behavioural Synthesis, Internal presentation, http:\/\/www.adelantetech.com ."},{"key":"11_CR2","doi-asserted-by":"crossref","unstructured":"Agarwala M., Balsara P.T., An Architecture for a DSP Field-Programmable Gate Array, IEEE Transactions on VLSI, Vol. 3, No. 1, March 1995.","DOI":"10.1109\/92.365460"},{"key":"11_CR3","unstructured":"Altera, Embedded Programmable Logic Family. FLEX 10K, Data sheet, September 2000, ver. 2.10."},{"key":"11_CR4","unstructured":"Altera, Stratix Programmable Logic Device Family, Data sheet, February 2002, ver.1.0."},{"key":"11_CR5","unstructured":"Atmel, AT40K FPGAs with FreeRAM, Data sheet, January 1999."},{"key":"11_CR6","doi-asserted-by":"crossref","unstructured":"Betz V., Rose J., Marquardt A., Architecture and CAD for Deep-submicron FPGAs, Kluwer Academic Publisher, 1999.","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"11_CR7","doi-asserted-by":"crossref","unstructured":"Brown S.D., Francis R.J., Rose J., Vranesic Z.G., Field-Programmable Gate Arrays, Kluwer Academic Publishers, 1992.","DOI":"10.1007\/978-1-4615-3572-0"},{"key":"11_CR8","doi-asserted-by":"crossref","unstructured":"Chow P., Seo S.O., Rose J., Chung K., P\u00e1ez-Monz\u00f3n G., Rahardja I., The Design of an SRAM-Based Field-Programmable Gate Array, Part II: Circuit Design and Layout, IEEE Transactions on VLSI, Vol. 7, No. 3, September 1999.","DOI":"10.1109\/92.784093"},{"key":"11_CR9","unstructured":"Dehon A., Reconfigurable Architectures for General-Purpose Computing, AI Technical Report 1586, MIT Artificial Intelligence Laboratory, 545 Technology Sq., Cambridge, MA 02139, September 1996."},{"key":"11_CR10","doi-asserted-by":"crossref","unstructured":"DeHon A., The Density Advantage of Configurable Computing, Special Issue of IEEE Design and Test, April 2000.","DOI":"10.1109\/2.839320"},{"key":"11_CR11","unstructured":"Bauer T.J., Lookup Tables which Doubles as Shift Registers, Patent Application No. 754 421, Xilinx, Filed November 1996."},{"key":"11_CR12","doi-asserted-by":"crossref","unstructured":"Betz V., Rose J., VPR: A New Packing, Placement and Routing Tool for FPGA Research, International Workshop on Field Programmable Logic and Applications, 1997.","DOI":"10.1007\/3-540-63465-7_226"},{"key":"11_CR13","unstructured":"George V., Low Energy Field-Programmable Gate Array, Ph.D. Thesis, University of California, Berkeley, 2000."},{"key":"11_CR14","unstructured":"He J., Rose J., Advantages of Heterogeneous Logic Block Architectures for FPGAs, IEEE Custom Integrated Circuits Conference, San Diego, May 1993."},{"key":"11_CR15","doi-asserted-by":"crossref","unstructured":"Kaviani A., Vranesic D., Brown S., Computational Field Programmable Architecture, IEEE Custom Integrated Circuits Conference, May 1998.","DOI":"10.1109\/CICC.1998.694976"},{"key":"11_CR16","unstructured":"Kaviani A., Novel Architectures and Synthesis Methods for High Capacity Field Programmable Devices, Ph. D. Thesis, University of Toronto, Canada, 1999."},{"key":"11_CR17","doi-asserted-by":"crossref","unstructured":"Leijten-Nowak K., van Meerbergen J. L., Applying the Adder Inverting Property in the Design of Cost-Efficient Reconfigurable Logic, IEEE Midwest Symposium on Circuits and Systems, Dayton, USA, August 2001.","DOI":"10.1109\/MWSCAS.2001.986205"},{"key":"11_CR18","doi-asserted-by":"crossref","unstructured":"Marshall A., Stansfield T., Kostarnov I., Vuillemin J., Hutchings B., A Reconfigurable Arithmetic Array for Multimedia Applications, ACM\/SIGDA International Symposium on FPGAs, Monterey, February 1999.","DOI":"10.1145\/296399.296444"},{"key":"11_CR19","doi-asserted-by":"crossref","unstructured":"Miller N.L., Quigley S.F., A Reconfigurable Integrated Circuit for High Performance Computer Arithmetic, IEE, 1998.","DOI":"10.1049\/ic:19980206"},{"key":"11_CR20","unstructured":"Rabaey J., Digital Integrated Circuits. A Design Perspective, Prentice Hall, 1996."},{"key":"11_CR21","doi-asserted-by":"crossref","unstructured":"Rabaey J., Reconfigurable Processing: The Solution to Low-Power Programmable DSP, IEEE International Conference on Acoustic, Speech and Signal Processing, April 1997.","DOI":"10.1109\/ICASSP.1997.599622"},{"key":"11_CR22","unstructured":"Singh S., Rose J., Lewis D., Chung K., Chow P., Optimisation of Field-Programmable Gate Array Logic Block Architecture for Speed, IEEE Custom Integrated Circuits Conference, May 1990."},{"key":"11_CR23","unstructured":"Xilinx, XC4000E and XC4000X Series Field Programmable Gate Arrays, Data sheet, January 1999."},{"key":"11_CR24","unstructured":"Xilinx, Virtex 2.5V Field Programmable Gate Arrays, Data sheet, January 2000."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-46117-5_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,27]],"date-time":"2019-05-27T15:06:04Z","timestamp":1558969564000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-46117-5_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441083","9783540461173"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/3-540-46117-5_11","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}