{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:40:29Z","timestamp":1725550829645},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441083"},{"type":"electronic","value":"9783540461173"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-46117-5_15","type":"book-chapter","created":{"date-parts":[[2010,3,29]],"date-time":"2010-03-29T21:14:23Z","timestamp":1269897263000},"page":"132-141","source":"Crossref","is-referenced-by-count":2,"title":["Modular, Fabric-Specific Synthesis for Programmable Architectures"],"prefix":"10.1007","author":[{"given":"Aneesh","family":"Koorapaty","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lawrence","family":"Pileggi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,8,16]]},"reference":[{"key":"15_CR1","unstructured":"J. He, J. Rose: Technology Mapping for Heterogenous FPGAs ACM International Workshop, FPGA, Monterey CA, Feb. 1994"},{"issue":"11","key":"15_CR2","doi-asserted-by":"publisher","first-page":"1268","DOI":"10.1109\/43.892851","volume":"19","author":"J. Cong","year":"2000","unstructured":"Cong, J., Xu, S.: Performance-Driven Technology Mapping for Heterogeneous FPGAs IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, vol. 19, no. 11, pp. 1268\u20131281, November 2000","journal-title":"IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems"},{"key":"15_CR3","doi-asserted-by":"crossref","unstructured":"Cong, J., Ding, Y.: Flowmap: An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs IEEE Trans. Computer Aided Design, vol. 13, pp. 1\u201312, Jan. 1994","DOI":"10.1109\/43.273754"},{"key":"15_CR4","doi-asserted-by":"crossref","unstructured":"Betz, V., Rose, J., Marquardt, A.: Architecture and CAD for Deep-Submicron FPGAs Kluwer Academic Publishers, 1999","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"15_CR5","unstructured":"Ahmed, E., Rose, J.: The effect of LUT and Cluster Size on Deep-Submicron FPGA Performance and Density ACM\/SIGDA Workshop on FPGAs (FPGA 00), Monterey, CA"},{"key":"15_CR6","doi-asserted-by":"crossref","unstructured":"Murgai, R., Brayton, R. K., Vincentelli, A. S.: Logic Synthesis for Field-Programmable Gate Arrays Kluwer Academic Publishers, 1995","DOI":"10.1007\/978-1-4615-2345-1"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-46117-5_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,27]],"date-time":"2019-05-27T19:07:40Z","timestamp":1558984060000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-46117-5_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441083","9783540461173"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/3-540-46117-5_15","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}