{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T07:07:22Z","timestamp":1742800042080},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441083"},{"type":"electronic","value":"9783540461173"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-46117-5_16","type":"book-chapter","created":{"date-parts":[[2010,3,29]],"date-time":"2010-03-29T17:14:23Z","timestamp":1269882863000},"page":"142-151","source":"Crossref","is-referenced-by-count":2,"title":["On Optimum Designs of Universal Switch Blocks"],"prefix":"10.1007","author":[{"given":"Hongbing","family":"Fan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiping","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu-Liang","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chak-Chung","family":"Cheung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,8,16]]},"reference":[{"key":"16_CR1","doi-asserted-by":"crossref","unstructured":"V. Betz and J. Rose. \u201cA New Packing, Placement and Routing Tool for FPGA Research\u201d. Seventh International Workshop on Field-Programmable Logic and Applications (Available for download from http:\/\/www.eecg.toronto.edu\/?jayar\/software.html) , pages 213\u2013222, 1997.","DOI":"10.1007\/3-540-63465-7_226"},{"key":"16_CR2","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5145-4","volume-title":"Architecure and CAD for Deep-Submicron FPGAs","author":"V. Betz","year":"1999","unstructured":"V. Betz, J. Rose, and A. Morquardt. Architecure and CAD for Deep-Submicron FPGAs. Kluwer-Academic Publisher, Boston MA, 1999."},{"key":"16_CR3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3572-0","volume-title":"Field-Programmable Gate Arrays","author":"S. Brown","year":"1992","unstructured":"S. Brown, R. J. Francise, J. Rose, and Z. G. Vranesic. Field-Programmable Gate Arrays. Kluwer-Academic Publisher, Boston MA, 1992."},{"issue":"1","key":"16_CR4","doi-asserted-by":"publisher","first-page":"80","DOI":"10.1145\/225871.225886","volume":"1","author":"Y.W. Chang","year":"1996","unstructured":"Y.W. Chang, D. F. Wong, and C. K. Wong. \u201cUniversal switch models for FPGA\u201d. ACM Trans. on Design Automation of Electronic Systems, 1(1):80\u2013101, January 1996.","journal-title":"ACM Trans. on Design Automation of Electronic Systems"},{"key":"16_CR5","unstructured":"H. Fan, J. Liu, and Y. L. Wu. \u201cGeneral Models for Optimum Arbitrary-Dimension FPGA Switch Box Designs\u201d. Proc. I EEE International Conference on Computer-Aided Design (ICCAD), Nov. 2000."},{"key":"16_CR6","doi-asserted-by":"crossref","unstructured":"H. Fan, J. Liu, and Y. L. Wu. \u201cCombinatorial routing analysis and design of universal switch blocks\u201d. Proceedings of the ASP-DAC 2001, 2001.","DOI":"10.1145\/370155.370571"},{"issue":"1","key":"16_CR7","doi-asserted-by":"publisher","first-page":"93","DOI":"10.1109\/12.980020","volume":"51","author":"H.B. Fan","year":"2002","unstructured":"H.B. Fan, Y.L. Wu, and Y.W. Chang. \u201cComment on General Universal Switch Blocks\u201d. IEEE Transactions on Computers, 51(1):93\u201395, Jan. 2002.","journal-title":"IEEE Transactions on Computers"},{"key":"16_CR8","doi-asserted-by":"crossref","unstructured":"G. G. Lemieux and D. M. Lewis. \u201cAnalytical Framework for Switch Block Design\u201d. 12th International Conference on Field Programmable Logic and Application, 2002.","DOI":"10.1007\/3-540-46117-5_14"},{"key":"16_CR9","first-page":"487","volume-title":"Graphs and Order (Ban., 1984), NATO Adv.Sci.I nst. Ser.C: Math.Phys. Sci.147","author":"E. C. Milner","year":"1985","unstructured":"E. C. Milner. \u201cBasic wqo-and bqo-theory\u201d. Graphs and Order (Ban., 1984), NATO Adv.Sci.I nst. Ser.C: Math.Phys. Sci.147, Reidel, Dordrecht-Boston, pages 487\u2013502, 1985."},{"issue":"3","key":"16_CR10","doi-asserted-by":"publisher","first-page":"277","DOI":"10.1109\/4.75006","volume":"26","author":"J. Rose","year":"1991","unstructured":"J. Rose and S. Brown. \u201cFlexibility of interconnection structures for field-programmable gate arrays\u201d. IEEE J. Solid-State Circuits, 26(3):277\u2013282, 1991.","journal-title":"IEEE J. Solid-State Circuits"},{"key":"16_CR11","doi-asserted-by":"crossref","unstructured":"M. Shyu, G. M. Wu, Y. D. Chang, and Y. W. Chang. \u201cGeneric Universal Switch Blocks\u201d. IEEE Trans. on Computers, pages 348\u2013359, April 2000.","DOI":"10.1109\/12.844347"},{"issue":"5","key":"16_CR12","doi-asserted-by":"publisher","first-page":"506","DOI":"10.1109\/43.631213","volume":"16","author":"Y. L. Wu","year":"1997","unstructured":"Y. L. Wu and M. Marek-Sadowska. \u201cRouting for array type FPGAs\u201d. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 16(5):506\u2013518, May 1997.","journal-title":"IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"1","key":"16_CR13","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1109\/43.486270","volume":"15","author":"Y. L. Wu","year":"1996","unstructured":"Y. L. Wu, S. Tsukiyama, and M. Marek-Sadowska. \u201cGraph based analysis of 2-D FPGA routing\u201d. IEEE Trans. on Computer-Aided Design, 15(1):33\u201344, 1996.","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"16_CR14","unstructured":"S. Yang. \u201cLogic Synthesis and Optimization Benchmarks, Version 3.0\u201d. Tech. Report, Microelectronics Centre of North Carolina, 1991."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-46117-5_16","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,27]],"date-time":"2019-05-27T15:14:00Z","timestamp":1558970040000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-46117-5_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441083","9783540461173"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/3-540-46117-5_16","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}