{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,20]],"date-time":"2025-02-20T05:18:59Z","timestamp":1740028739999,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441083"},{"type":"electronic","value":"9783540461173"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-46117-5_24","type":"book-chapter","created":{"date-parts":[[2010,3,29]],"date-time":"2010-03-29T21:14:23Z","timestamp":1269897263000},"page":"222-231","source":"Crossref","is-referenced-by-count":3,"title":["A Method for Implementing Bit-Serial Finite Impulse Response Digital Filters in FPGAs Using JBits\u2122"],"prefix":"10.1007","author":[{"given":"A.","family":"Carreira","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.W.","family":"Fox","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.E.","family":"Turner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,8,16]]},"reference":[{"key":"24_CR1","unstructured":"H. Lee and G.E. Sobelman: \u201cFPGA-Based FIR Filters Using Digit-Serial Arithmetic\u201d, Proc. IEEE International ASIC Conference and Exhibit, pp. 225\u2013228, 1997."},{"key":"24_CR2","volume-title":"Digital filters, analysis, design, and applications","author":"A. Antoniou","year":"1993","unstructured":"A. Antoniou, Digital filters, analysis, design, and applications. New York, NY: McGraw-Hill Inc., 1993."},{"key":"24_CR3","doi-asserted-by":"crossref","unstructured":"J. Valls, M. M. Peiro, T. Sansaloni, and E. Boemo: "Design and FPGA implementation of Digit-Serial FIR filters", ", Proc. 1998 IEEE ICECS\u201998 (5th IEEE International Conference on Electronics, Circuits and Systems), Vol.2, pp.191\u2013194, Lisboa, 7\u201310 Sept. 1998.","DOI":"10.1109\/ICECS.1998.814860"},{"key":"24_CR4","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-2327-7","volume-title":"Digit-serial computation","author":"R.I. Hartley","year":"1995","unstructured":"R.I. Hartley and K.K. Parhi, Digit-serial computation. Boston, MA: Kluwer Academic, 1995."},{"key":"24_CR5","doi-asserted-by":"crossref","unstructured":"S. A. Guccione and D. Levi: "Run-Time Parameterizable Cores", Proc. of FPL99, Glasgow, UK, pp 215\u2013222, 1999.","DOI":"10.1145\/296399.296524"},{"key":"24_CR6","unstructured":"S. A. Guccione, D. Levi, and P. Sundararajan: "JBits.: java based interface for reconfigurable computing." Proc. Second Annual Military and Aerospace Applications of Programmable Devices and Technologies (MAPLD\u2019 99), The Johns Hopkins University, Laurel, Maryland, Sep. 1999."},{"key":"24_CR7","unstructured":"R. J. Andraka: "FIR Filter Fits in an FPGA using a Bit Serial Approach", Proc. 3rd Annual PLD Conference, Manhasset, NY, 1993."},{"key":"24_CR8","series-title":"Lect Notes Comput Sci","doi-asserted-by":"publisher","first-page":"874","DOI":"10.1007\/3-540-45591-4_121","volume-title":"Parallel and Distributed Processing","author":"E. Keller","year":"2000","unstructured":"E. Keller, \u201cJRoute: A run-time routing API for FPGA hardware,\u201d in Parallel and Distributed Processing, J. Romlin et al., ed., pp. 874\u2013881, Springer-Verlag, Berlin, May 2000. 7th Reconfigurable ArchitecturesWorkshop (RAW), Proc. of the 15th International Parallel and Distributed Processing Symposium (IPDPS) Workshops 2000, Cancun, Mexico May 1\u20135, 2000. (Published in the series Lecture Notes in Computer Science 1800.)"},{"key":"24_CR9","doi-asserted-by":"crossref","unstructured":"T.W. Fox and L.E. Turner, "The design of peak constrained least squares FIR filters with low complexity finite precision coefficients," IEEE Trans. Circuits and Systems II, vol. 49, pp. 151\u2013154, Feb. 2002.","DOI":"10.1109\/TCSII.2002.1002517"},{"key":"24_CR10","doi-asserted-by":"crossref","unstructured":"J.W. Adams, "FIR digital filters with least-squares stopbands subject to peak-gain constraints," IEEE Trans. Circuits Syst., vol. 39, pp. 376\u2013388, Apr. 1991.","DOI":"10.1109\/31.75395"},{"key":"24_CR11","unstructured":"D. Levi and S. A. Guccione, "BoardScope: A Debug Tool for Reconfigurable Systems", Configurable Computing Technology and its uses in High Performance Computing, DSP and Systems Engineering, Proc. SPIE Photonics East, J. Schewel (Ed.), Bellingham, WA, November 1998."},{"key":"24_CR12","doi-asserted-by":"crossref","unstructured":"S. McMillan, B. Blodget, and S. Guccione, "VirtexDS: A Device Simulator for Virtex," Reconfigurable Technology: FPGAs for Computing and Applications II, Proc. SPIE 4212, pp. 50\u201356, Bellingham, WA, November 2000, November 2000.","DOI":"10.1117\/12.402527"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-46117-5_24","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,19]],"date-time":"2025-02-19T19:22:35Z","timestamp":1739992955000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-46117-5_24"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441083","9783540461173"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/3-540-46117-5_24","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}