{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,20]],"date-time":"2025-02-20T05:20:03Z","timestamp":1740028803439,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441083"},{"type":"electronic","value":"9783540461173"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-46117-5_25","type":"book-chapter","created":{"date-parts":[[2010,3,29]],"date-time":"2010-03-29T21:14:23Z","timestamp":1269897263000},"page":"232-241","source":"Crossref","is-referenced-by-count":1,"title":["Automatic Partitioning for Improved Placement and Routing in Complex Programmable Logic Devices"],"prefix":"10.1007","author":[{"given":"Valavan","family":"Manohararajah","sequence":"first","affiliation":[]},{"given":"Terry","family":"Borer","sequence":"additional","affiliation":[]},{"given":"Stephen D.","family":"Brown","sequence":"additional","affiliation":[]},{"given":"Zvonko","family":"Vranesic","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,8,16]]},"reference":[{"key":"25_CR1","unstructured":"Altera. \u201cLogicLock Methodology White Paper\u201d. Available at: http:\/\/www.altera.com\/literature\/wp\/wp logiclock.pdf ."},{"key":"25_CR2","unstructured":"Altera. Altera 2000 Databook. Available at: http:\/\/www.altera.com\/html\/literature\/lds.html ."},{"key":"25_CR3","unstructured":"D. P. Singh, T. P. Borer and S. D. Brown. \u201cConstrained FPGA Placement Algorithms for Timing Optimization\u201d. ACM Intl. Conf. FPGAs, submitted, 2003."},{"key":"25_CR4","unstructured":"C. J. Alpert and A. B. Kahng. \u201cRecent Directions in Netlist Partitioning: A Survey\u201d. Integration: The VLSI Journal, 19:1\u201381, 1995."},{"key":"25_CR5","doi-asserted-by":"crossref","unstructured":"K. Roy and C. Sechen. \u201cA Timing-Driven n-way Chip and Multi-Chip Partitioner\u201d. In Proc. IEEE\/ACM Intl. Conf. Computer-Aided Design, pages 240\u2013247, 1993.","DOI":"10.1109\/ICCAD.1993.580064"},{"key":"25_CR6","doi-asserted-by":"crossref","unstructured":"W. Sun and C. Sechen. \u201cEfficient and Effective Placement for Very Large Circuits\u201d. In Proc. IEEE\/ACM Intl. Conf. Computer-Aided Design, pages 170\u2013177, 1993.","DOI":"10.1109\/ICCAD.1993.580051"},{"key":"25_CR7","doi-asserted-by":"crossref","unstructured":"D. M. Schuler and E. G. Ulrich. \u201cClustering and Linear Placement\u201d. In Proc. IEEE\/ACM Design Automation Conf., pages 50\u201356, 1972.","DOI":"10.1145\/800153.804929"},{"issue":"3","key":"25_CR8","doi-asserted-by":"publisher","first-page":"380","DOI":"10.1109\/92.238449","volume":"1","author":"H. Shin","year":"1993","unstructured":"H. Shin and C. Kim. \u201cA Simple Yet Effective Technique for Partitioning\u201d. IEEE Trans. VLSI Systems, 1(3): 380\u2013386, September 1993.","journal-title":"IEEE Trans. VLSI Systems"},{"key":"25_CR9","unstructured":"T.-K. Ng, J. Oldfield and V. Pitchumani. \u201cImprovements of a Mincut Partition Algorithm\u201d. In Proc. IEEE\/ACM Intl. Conf. Computer-Aided Design, pages 470\u2013473, 1987."},{"issue":"1","key":"25_CR10","doi-asserted-by":"publisher","first-page":"27","DOI":"10.1109\/43.273752","volume":"13","author":"L. Hagen","year":"1994","unstructured":"L. Hagen, A. B. Kahng, F. J. Kurdahi and C. Ramachandran. \u201cOn the Intrinsic Rent Parameter and Spectra-Based Partitioning Methodologies\u201d. IEEE Trans. Computer-Aided Design, 13(1):27\u201337, 1994.","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"25_CR11","doi-asserted-by":"crossref","unstructured":"A. Singh, G. Parthasarathy and M. Marek-Sadowska. \u201cInterconnect Resource-Aware Placement for Hierarchical FPGAs\u201d. In Proc. IEEE\/ACM Intl. Conf. Computer-Aided Design, pages 132\u2013136, 2001.","DOI":"10.1109\/ICCAD.2001.968609"},{"key":"25_CR12","doi-asserted-by":"crossref","unstructured":"J. Dambre, P. Verplaetse, D. Stroobandt and J. Van Campenhout. \u201cOn Rent\u2019s Rule for Rectangular Regions\u201d. In Proc. IEEE\/ACM Intl. Workshop on System-Level Interconnect Prediction, pages 49\u201356, 2001.","DOI":"10.1145\/368640.368700"},{"key":"25_CR13","doi-asserted-by":"crossref","unstructured":"X. Yang, R. Kastner and M. Sarrafzadeh. \u201cCongestion Estimation During Top-Down Placement\u201d. In Proc. Intl. Symp. on Physical Design, pages 164\u2013169, 2001.","DOI":"10.1145\/369691.369761"},{"key":"25_CR14","doi-asserted-by":"crossref","unstructured":"D. Stroobandt. \u201cA Priori System-Level Interconnect Prediction: Rent\u2019s Rule and Wire Length Distribution Models\u201d. In Proc. IEEE\/ACM Intl. Workshop on System-Level Interconnect Prediction, pages 3\u201321, 2001.","DOI":"10.1145\/368640.368645"},{"issue":"1","key":"25_CR15","doi-asserted-by":"publisher","first-page":"100","DOI":"10.1147\/rd.261.0100","volume":"26","author":"R. B. Hitchcock","year":"1982","unstructured":"R. B. Hitchcock, G. L. Smith and D. D. Cheng. \u201cTiming Analysis of Computer Hardware\u201d. IBM Journal of Research and Development, 26(1):100\u2013105, January 1982.","journal-title":"IBM Journal of Research and Development"},{"key":"25_CR16","doi-asserted-by":"publisher","first-page":"1469","DOI":"10.1109\/T-C.1971.223159","volume":"20","author":"B. Landman","year":"1971","unstructured":"B. Landman and R. Russo. \u201cOn a Pin Versus Block Relationship for Partitions of Logic Graphs\u201d. IEEE Transactions on Computers, c-20:1469\u20131479, 1971.","journal-title":"IEEE Transactions on Computers"},{"key":"25_CR17","doi-asserted-by":"publisher","first-page":"671","DOI":"10.1126\/science.220.4598.671","volume":"220","author":"S. Kirkpatrick","year":"1983","unstructured":"S. Kirkpatrick, C.D. Gelatt and M.P. Vecchi. \u201cOptimization by Simulated Annealing\u201d. Science, 220:671\u2013680, 1983.","journal-title":"Science"},{"key":"25_CR18","doi-asserted-by":"crossref","unstructured":"V. Betz, J. Rose and A. Marquardt. \u201cArchitecture and CAD for Deep-Submicron FPGAs\u201d. Kluwer Academic Publishers, 1999.","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"25_CR19","unstructured":"M. Huang, F. Romeo and A. Sangiovanni-Vincentelli. \u201cAn Efficient General Cooling Schedule for Simulated Annealing\u201d. In Proc. IEEE\/ACM Intl. Conf. Computer-Aided Design, pages 381\u2013384, 1986."},{"key":"25_CR20","doi-asserted-by":"crossref","unstructured":"J. Lam and J.-M. Delosme. \u201cPerformance of a New Annealing Schedule\u201d. In Proc. IEEE\/ACM Intl. Design Automation Conf., pages 306\u2013311, 1988.","DOI":"10.1109\/DAC.1988.14775"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-46117-5_25","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,19]],"date-time":"2025-02-19T19:19:43Z","timestamp":1739992783000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-46117-5_25"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441083","9783540461173"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/3-540-46117-5_25","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}