{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:40:33Z","timestamp":1725550833644},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441083"},{"type":"electronic","value":"9783540461173"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-46117-5_26","type":"book-chapter","created":{"date-parts":[[2010,3,29]],"date-time":"2010-03-29T17:14:23Z","timestamp":1269882863000},"page":"242-252","source":"Crossref","is-referenced-by-count":2,"title":["Rapid and Reliable Routability Estimation for FPGAs"],"prefix":"10.1007","author":[{"given":"Parivallal","family":"Kannan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shankar","family":"Balachandran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dinesh","family":"Bhatia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,8,16]]},"reference":[{"key":"26_CR1","doi-asserted-by":"crossref","unstructured":"Parivallal Kannan, Shankar Balachandran, and Dinesh Bhatia, \u201cfGREP-Fast Generic routing Demand Estimation for Placed FPGA Circuits,\u201d in 11th International Workshop on Field-Programmable Logic and Applications, FPL. August 2001, Springer-Verlag,Berlin.","DOI":"10.1007\/3-540-44687-7_5"},{"key":"26_CR2","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","volume-title":"Field-Programmable Logic and Applications","author":"V. Betz","year":"1997","unstructured":"Vaughn Betz and Jonathan Rose, \u201cVPR: A New Packing, Placement and Routing Tool for FPGA research,\u201d in Field-Programmable Logic and Applications. Sep 1997, pp. 213\u2013222, Springer-Verlag, Berlin."},{"key":"26_CR3","volume-title":"Circuits, Interconnections, and Packaging for VLSI","author":"H. B. Bakoglu","year":"1990","unstructured":"H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI, Addison Wesley, Reading, MA, 1990."},{"key":"26_CR4","unstructured":"H. Van Marck, D. Stroobandt, and J. Van Campenhout, \u201cToward an Extension of Rent\u2019s Rule for Describing Local Variations in Interconnection Complexity,\u201d in Proceedings of the 4th International Conference for Young Computer Scientists, 1995, pp. 136\u2013141."},{"key":"26_CR5","doi-asserted-by":"crossref","unstructured":"G. Parthasarathy, M. Marek-Sadaowska, and A. Mukherjee, \u201cInterconnect Complexityaware FPGA Placement Using Rent\u2019s Rule,\u201d in Proc. Intl. Workshop on System Level Interconnect Prediction (SLIP), April 2001.","DOI":"10.1145\/368640.368806"},{"key":"26_CR6","doi-asserted-by":"crossref","unstructured":"Wei Li, \u201cRoutability Prediction for Hierarchical FPGAs,\u201d in Proc. Great Lakes Symposium on VLSI, 1999.","DOI":"10.1109\/GLSV.1999.757428"},{"key":"26_CR7","unstructured":"R. Kastner X. Yang and M. Sarrafzadeh, \u201cCongestion Estimation During Top-down Placement,\u201d in Proceedings of the 2001 International Symposium on Physical Design (ISPD), 2001."},{"key":"26_CR8","unstructured":"Abbas A. El Gamal, \u201cTwo-Dimensional Stochastic Model for Interconnections in Master Slice Integrated Circuits,\u201d IEEE Trans. CAS., Feb 1981."},{"key":"26_CR9","unstructured":"S. Brown, J. Rose, and Z.G. Vranesic, \u201cA Stochastic Model to Predict the Routability of Field Programmable Gate Arrays,\u201d IEEE Transactions on CAD, pp. 1827\u20131838, Dec 1993."},{"key":"26_CR10","unstructured":"S. Krishnamoorthy J. Lou and H.S. Sheng, \u201cEstimating Routing Congestion using Probabilistic Analysis,ld in Proceedings of the 2001 International Symposium on Physical Design (ISPD), 2001."},{"key":"26_CR11","unstructured":"Shankar Balachandran, Parivallal Kannan, and Dinesh Bhatia, \u201cOn Routing Demand and Congestion Estimation for FPGAs,\u201d in Proc. 15th Intl. Conf. on VLSI Design and 7th ASP-DAC, January 2002."},{"key":"26_CR12","unstructured":"S. Mantik A.B. Kahng and D. Stroobandt, \u201cRequirements for Models of Achievable Routing,\u201c in Proceedings of the 2000 International Symposium on Physical Design (ISPD), 2000."},{"key":"26_CR13","doi-asserted-by":"crossref","unstructured":"L. Scheffer and E. Nequist, \u201cWhy Interconnect Prediction doesnt Work,\u201d in Proc. Intl. Workshop on System Level Interconnect Prediction (SLIP), April 2000.","DOI":"10.1145\/333032.333044"},{"key":"26_CR14","doi-asserted-by":"crossref","unstructured":"Parivallal Kannan, Shankar Balachandran, and Dinesh Bhatia, \u201cOn Metrics for Comparing Routability Estimation Methods for FPGAs,\u201d in Proc. 39th DAC, June 2002.","DOI":"10.1145\/513934.513937"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-46117-5_26","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,27]],"date-time":"2019-05-27T15:09:41Z","timestamp":1558969781000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-46117-5_26"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441083","9783540461173"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/3-540-46117-5_26","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}