{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:40:08Z","timestamp":1725550808541},"publisher-location":"Berlin, Heidelberg","reference-count":5,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441083"},{"type":"electronic","value":"9783540461173"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-46117-5_27","type":"book-chapter","created":{"date-parts":[[2010,3,29]],"date-time":"2010-03-29T17:14:23Z","timestamp":1269882863000},"page":"253-262","source":"Crossref","is-referenced-by-count":0,"title":["Integrated Iterative Approach to FPGA Placement"],"prefix":"10.1007","author":[{"given":"Martin","family":"Dan\u011bk","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zden\u011bk","family":"Muzik\u00e1\u0159","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,8,16]]},"reference":[{"issue":"2","key":"27_CR1","doi-asserted-by":"publisher","first-page":"179","DOI":"10.1109\/43.573832","volume":"16","author":"Y.S. Lee","year":"1997","unstructured":"Lee, Y.S., Wu, A.C.H.: A Performance and Routability-Driven Router for FPGA\u2019s Considering Path Delays. IEEE Transactions on Computer Aided Design, Vol.16, No.2, February 1997, pp. 179\u2013185.","journal-title":"IEEE Transactions on Computer Aided Design"},{"key":"27_CR2","unstructured":"Serv\u00edt, M., Muzik\u00e1\u0159, Z.: Integrated Layout Synthesis for FPGAs. In: Field-Programmable Logic, Springer-Verlag, 1994, pp. 23\u201333."},{"key":"27_CR3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-2219-2","volume-title":"Algorithms for VLSI Physical Design Automation","author":"N.A. Sherwani","year":"1993","unstructured":"Sherwani, N.A.: Algorithms for VLSI Physical Design Automation. Kluwer, Boston, 1993."},{"key":"27_CR4","unstructured":"Dan\u011bk, M., Serv\u00edt, M.: Xilinx XC4000 Global Routing Model and Signal Delay Estimation. In: DMMS\u201997 Proceedings, PANEM, 1997, pp. 213\u2013222."},{"key":"27_CR5","unstructured":"Dan\u011bk, M., Muzik\u00e1\u0159, Z.: Integrated Timing-Driven Approach to the FPGA Layout. To appear in: ICECS 2002 Proceedings, IEEE Press, 2002."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-46117-5_27","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T06:28:14Z","timestamp":1551076094000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-46117-5_27"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441083","9783540461173"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/3-540-46117-5_27","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}