{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:59:05Z","timestamp":1742403545702},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540441083"},{"type":"electronic","value":"9783540461173"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-46117-5_31","type":"book-chapter","created":{"date-parts":[[2010,3,29]],"date-time":"2010-03-29T21:14:23Z","timestamp":1269897263000},"page":"292-301","source":"Crossref","is-referenced-by-count":17,"title":["Partially Reconfigurable Cores for Xilinx Virtex"],"prefix":"10.1007","author":[{"given":"Matthias","family":"Dyer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Plessl","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Platzner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,8,16]]},"reference":[{"key":"31_CR1","doi-asserted-by":"crossref","unstructured":"G. Brebner and O. Diessel. Chip-Based Reconfigurable Task Management. In Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL), pages 182\u2013191, 2001.","DOI":"10.1007\/3-540-44687-7_19"},{"key":"31_CR2","unstructured":"O. Corp. RTEMS Homepage. \n                    http:\/\/www.rtems.com\n                    \n                  ."},{"key":"31_CR3","unstructured":"M. Dyer and M. Wirz. Reconfigurable System on FPGA. Master\u2019s thesis, Computer Engineering and Networks Lab, ETH Zurich, March 2002."},{"key":"31_CR4","unstructured":"J. Gaisler. LECCS: LEON\/ERC32 Cross Compilation System. \n                    http:\/\/www.gaisler.com\/leccs.html\n                    \n                  ."},{"key":"31_CR5","unstructured":"J. Gaisler. The LEON Processor User\u2019s Manual. Gaisler Research, version 2.3.7 edition, August 2001."},{"key":"31_CR6","unstructured":"S. A. Guccione, D. Levi, and P. Sundararajan. JBits: A Java-based Interface for Reconfigurable Computing. In Proceedings of the 2nd Annual Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD), 2000."},{"key":"31_CR7","unstructured":"A. Haase. Untersuchungen zur dynamischen Rekonfigurierbarkeit von FPGA. Master\u2019s thesis, TU Chemnitz-Zwickau, Germany, September 2001. (in German)."},{"key":"31_CR8","series-title":"Technical report","volume-title":"PARBIT: A Tool to Transform Bitfiles to Implement Partial Recon.guration of Field Programmable Gate Arrays (FPGAs)","author":"E. L. Horta","year":"2001","unstructured":"E. L. Horta and J. W. Lockwood. PARBIT: A Tool to Transform Bitfiles to Implement Partial Recon.guration of Field Programmable Gate Arrays (FPGAs). Technical report, Department of Computer Science, Applied Research Lab, Washington University, Saint Louis, July 2001."},{"key":"31_CR9","doi-asserted-by":"crossref","unstructured":"P. James-Roxby, E. Cerro-Prada, and S. Charlwood. A Core-based Design Method for Reconfigurable Computing Applications. In Proceedings of the IEE Colloquium on Reconfigurable Systems, Glasgow, March 1999. IEE Informatics.","DOI":"10.1049\/ic:19990345"},{"key":"31_CR10","unstructured":"D. Lampret. OpenRISC 1200 IP Core specification. \n                    http:\/\/www.opencores.org\n                    \n                  , 2001."},{"issue":"1","key":"31_CR11","doi-asserted-by":"publisher","first-page":"197","DOI":"10.1109\/92.920833","volume":"9","author":"P. Leong","year":"2001","unstructured":"P. Leong, C. Sham, W. Wong, W. Yuen, and M. Leong. A Bitstream Reconfigurable FPGA Implementation of the WSAT Algorithm. IEEE Transactions on VLSI Systems, 9(1):197\u2013201, February 2001.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"31_CR12","unstructured":"S. Singh and P. James-Roxby. Lava and JBits: From HDL to Bitstream in Seconds. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM), 2001."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-46117-5_31","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T11:59:44Z","timestamp":1551095984000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-46117-5_31"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540441083","9783540461173"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/3-540-46117-5_31","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}